

Contents

1	Introduction	1
1.1	Background	1
1.2	Research Goals	6
1.3	Book Outline	6
1.4	Original Contributions	7
1.5	Final Remarks	7
	References	8
2	ADCs for Low-Voltage Low-Power Applications	11
2.1	Introduction	11
2.2	Sampling and Quantization	14
2.3	Search Methods for Nyquist ADCs	15
2.3.1	Direct Search (Flash ADCs)	17
2.3.2	Binary Search (SAR ADCs)	18
2.3.3	Pipelined Binary Search (Pipeline ADCs)	19
2.3.4	Summary	21
2.4	The SAR ADC	21
	References	23
3	Review of SAR ADC Switching Schemes	25
3.1	Introduction	25
3.2	Operation Modes of Charge-Based SAR ADCs	26
3.2.1	The Charge Redistribution Principle	26
3.2.2	The Charge Sharing Principle	27
3.3	Charge Redistribution Switching Schemes	28
3.3.1	Conventional Switching	28
3.3.2	Monotonic or “Set-and-Down” Switching	30
3.3.3	V_{CM} -Based Capacitor Switching	32
3.3.4	Tri-Level Capacitor Switching	34
3.4	Charge Sharing Switching Scheme	36
3.5	Comparison of Reviewed Switching Schemes	42
3.6	State of the Art in CS-ADCs	46

3.6.1	Craninckx and van der Plas [8]	46
3.6.2	Giannini et al. [10]	46
3.6.3	Tsai et al. [11]	47
3.6.4	Malki et al. [9, 12]	48
3.6.5	Summary	49
References		66
4	Effects of Nonidealities on the Performance of CS-ADCs	69
4.1	Introduction	69
4.2	Trajectory of the DAC Voltage in a CS-ADC	70
4.3	Analog-to-Digital Conversion Gain	73
4.4	Errors Caused by Mismatch	75
4.4.1	Mismatch Between TH Capacitors	75
4.4.2	Mismatch Between TH and Total DAC Capacitance	80
4.4.3	Mismatch Between DAC Capacitors	82
4.5	Errors Caused by Parasitics	82
4.6	Errors Caused by Comparator Offset	86
4.6.1	Differential Nonlinearity	88
4.6.2	Integral Nonlinearity	90
4.6.3	ENOB	92
4.6.4	Model Verification	97
4.6.5	Discussion	98
4.7	Errors Caused by Noise	98
References		102
5	Noise-Aware Synthesis and Optimization of Voltage Comparators	103
5.1	Introduction	103
5.2	Review on Comparator Noise Calculation	104
5.3	Comparator Noise Measurement	105
5.4	Multi-Objective Optimization Framework	107
5.5	Design Example	107
5.6	Results	108
5.7	Discussion	111
References		113
6	An 8-Bit 0.35-V CS-ADC with Comparator Offset Auto-Zero and Voltage Boosting	115
6.1	Introduction	115
6.2	CS-ADC with Background Comparator Offset Auto-Zeroing	116
6.2.1	Operation Principle of the Proposed CS-ADC	117
6.2.2	Background Comparator Offset Self-Zeroing	118
6.3	SAR ADC Implementation	118
6.3.1	Self-Calibrated Comparator	118
6.3.2	Local Voltage Boosting	124

6.3.3	Full-Custom Self-Timed SAR Controller	125
6.3.4	TH and DAC	126
6.4	Experimental Results	127
6.5	Discussion	130
	References	131
7	A 9-Bit 0.6-V CS-ADC with a MOSCAP-DAC	133
7.1	Introduction	133
7.2	CS-ADC with a MOSCAP-Based DAC	134
7.3	SAR ADC Implementation	140
7.3.1	Comparator.....	140
7.3.2	Configurable TH with Boost-and-Bootstrap Switches	141
7.3.3	Voltage Boosters	142
7.3.4	DAC Cells	143
7.4	Experimental Results	145
7.5	Discussion	150
	References	153
8	Conclusions and Future Work.....	155
8.1	Final Remarks	155
8.2	Future Work	156
	References	158
	Acronyms	159
	Symbols	161
	Index.....	163

Charge-Sharing SAR ADCs for Low-Voltage Low-Power
Applications

Rabuske, T.; Fernandes, J.

2017, XI, 165 p. 98 illus., 46 illus. in color., Hardcover

ISBN: 978-3-319-39623-1