Contents

1 Introduction 1
1.1 Electronic Design Automation 2
1.2 Modern EDA Tools and Their Logic Primitives 3
1.2.1 Logic Synthesis 4
1.2.2 Formal Methods 4
1.3 Research Motivation 5
1.3.1 Impact on Modern CMOS Technology 5
1.3.2 Impact on Beyond CMOS Technologies 5
1.4 Contributions and Position with Respect to Previous Work 7
1.4.1 Logic Representation, Manipulation and Optimization 7
1.4.2 Boolean Satisfiability and Equivalence Checking 8
1.5 Book Organization 9
References 11

Part I Logic Representation, Manipulation and Optimization

2 Biconditional Logic 15
2.1 Introduction 15
2.2 Background and Motivation 17
2.2.1 Binary Decision Diagrams 17
2.2.2 Emerging Technologies 20
2.3 Biconditional Binary Decision Diagrams 21
2.3.1 Biconditional Expansion 22
2.3.2 BBDD Structure and Ordering 22
2.3.3 BBDD Reduction 24
2.3.4 BBDD Complemented Edges 27
2.3.5 BBDD Manipulation 27
2.4 BBDD Representation: Theoretical and Experimental Results 33
2.4.1 Theoretical Results 33
2.4.2 Experimental Results 35

2.5 BBDD-based Synthesis and Verification . . . 39
2.5.1 Logic Synthesis . . . 39
2.5.2 Formal Equivalence Checking . . . 40
2.5.3 Case Study: Design of an Iterative Product Code Decoder . . . 40
2.6 BBDDs as Native Design Abstraction for Nanotechnologies . . . 44
2.6.1 Reversible Logic . . . 44
2.6.2 NEMS . . . 46
2.7 Summary . . . 52
References . . . 52

3 Majority Logic . . . 57
3.1 Introduction . . . 58
3.2 Background and Motivation . . . 59
3.2.1 Logic Representation . . . 59
3.2.2 Logic Optimization . . . 61
3.2.3 Notations and Definitions . . . 62
3.3 Majority-Inverter Graphs . . . 64
3.3.1 MIG Logic Representation . . . 64
3.3.2 MIG Boolean Algebra . . . 65
3.3.3 Inserting Safe Errors in MIG . . . 70
3.4 MIG Algebraic Optimization . . . 72
3.4.1 Size-Oriented MIG Algebraic Optimization . . . 72
3.4.2 Depth-Oriented MIG Algebraic Optimization . . . 73
3.4.3 Switching Activity-Oriented MIG Algebraic Optimization . . . 74
3.5 MIG Boolean Optimization . . . 75
3.5.1 Identifying Advantageous Orthogonal Errors in MIGs . . . 75
3.5.2 Depth-Oriented MIG Boolean Optimization . . . 78
3.5.3 Size-Oriented MIG Boolean Optimization . . . 80
3.6 Experimental Results . . . 80
3.6.1 Methodology . . . 80
3.6.2 Optimization Case Study: Adders . . . 82
3.6.3 General Optimization Results . . . 82
3.6.4 ASIC Results . . . 85
3.6.5 FPGA Results . . . 85
3.7 MIGs as Native Design Abstraction for Nanotechnologies . . . 88
3.7.1 MIG-Based Synthesis . . . 88
3.7.2 Spin-Wave Devices . . . 88
3.7.3 Resistive RAM . . . 91
3.8 Extension to MAJ-*n* Logic . . . 96
3.8.1 Generic MAJ-*n*/INV Axioms . . . 96
3.8.2 Soundness . . . 97
3.8.3 Completeness . . . 99

3.9 Summary 99
References 100

Part II Logic Satisfiability and Equivalence Checking

4 Exploiting Logic Properties to Speedup SAT 105
4.1 Introduction 105
4.2 Background and Motivation 107
4.2.1 Notation 107
4.2.2 Tautology Checking 108
4.2.3 Motivation 108
4.3 Properties of Logic Circuits 109
4.4 From Tautology to Contradiction and Back 112
4.4.1 Boolean SAT and Tautology/Contradiction Duality 114
4.5 Experimental Results 116
4.5.1 Verification of SAT Solving Advantage on the Dual Circuit 116
4.5.2 Results for Concurrent Regular/Dual SAT Execution 116
4.6 Summary 117
References 118

5 Majority Normal Form Representation and Satisfiability 121
5.1 Introduction 121
5.2 Background and Motivation 122
5.2.1 Notations and Definitions 122
5.2.2 Two-Level Logic Representation 122
5.2.3 Satisfiability 123
5.3 Two-Level Majority Representation Form 123
5.3.1 Majority Normal Form Definition and Properties 123
5.3.2 Representation Examples with DNF, CNF and MNF 124
5.4 Majority Satisfiability 126
5.4.1 Complexity of Unrestricted MNF-SAT 126
5.4.2 Complexity of Some Restricted MNF-SAT 127
5.5 Algorithm to Solve MNF-SAT 128
5.5.1 One-Level Majority-SAT 129
5.5.2 Decide Strategy for MNF-SAT 130
5.6 Discussion and Future Work 131
5.7 Summary 132
References 132

6 Improvements to the Equivalence Checking of Reversible Circuits 135
6.1 Introduction 135
6.2 Background 136
6.2.1 Reversible Circuits 137
6.2.2 Boolean Satisfiability 138

6.3 Mapping Combinational Equivalence Checking for Reversible Circuits to XOR-CNF SAT. 139
6.3.1 Creating an Identity Miter 139
6.3.2 XOR-CNF Formulation 141
6.4 Experimental Results 144
6.4.1 Methodology and Setup 144
6.4.2 Results. 145
6.5 Discussion 147
6.5.1 Application to the Verification of Conventional Circuits 147
6.5.2 Easy Exploitation of Parallelism 147
6.6 Summary 148
References 148

7 Conclusions 151
7.1 Overview of Book Contributions 151
7.2 Open Problems 152
7.3 Concluding Remarks 153
References 153

Index 155

http://www.springer.com/978-3-319-43173-4

New Data Structures and Algorithms for Logic Synthesis and Verification

Amaru, L.G.

2017, XVI, 156 p. 44 illus., 20 illus. in color., Hardcover
ISBN: 978-3-319-43173-4