

# Chapter 2

## 3D Packaging Architectures and Assembly Process Design

Ravi Mahajan and Bob Sankman

### Acronyms

2D	Two dimensional
3D	Three dimensional
BEOL	Back end of line
BI	Burn-In
CMP	Chemical mechanical polishing
D2D	Die-to-die
D2W	Die-to-wafer
ECD	Electro-chemical deposition
ECG	Deleted in chapter
EMIB	Embedded multi-die interconnect bridge
FEOL	Front end of line
IP	Intellectual property
KGD	Known good die
KOZ	Keep out zone
MCM	Multi chip module
MCP	Multi chip package
MEOL	Middle end of line
MPM	Multi package module
PECVD	Plasma enhanced chemical vapor deposition
PVD	Plasma vapor deposition
Rx	Receiver
SBS	Side by side

---

R. Mahajan (✉) • B. Sankman

High Density Interconnect Pathfinding, Assembly Technology, Intel Corporation,  
MS CH5-157, 5000 West Chandler Blvd., Chandler, AZ 85226, USA

e-mail: [ravi.v.mahajan@intel.com](mailto:ravi.v.mahajan@intel.com); [bob.sankman@intel.com](mailto:bob.sankman@intel.com)

SIP	System in package
SOC	System on chip
TDP	Thermal design power
TIM	Thermal interface material
TSV	Through silicon via
Tx	Transmitter
W2W	Wafer-to-wafer


## 2.1 Introduction

Increasing transistor density enabled by Moore's Law [1, 2] has led to increasingly powerful and pervasive computer systems that enable multiple personal and business applications (see Fig. 2.1 for an estimate of the overall size and growth trends of the semiconductor market). The trend in increased compute capabilities has been fueled by increased wired and wireless connectivity [3] which has led to powerful interconnected computer networks. These computers and associated networks utilize a myriad of computing and communication functions that are implemented within digital circuits (e.g., Microprocessors, Field Programmable Gate Arrays), memory circuits (e.g., SRAM, DRAM), and analog circuits (e.g., power supplies, clocks, RF front end modules, amplifiers, SERDES, USB, PCIe, DDR). Different computing and communication functions can be integrated on a monolithic silicon chip (typically referred to as System On Chip or SOC integration) or on a package (typically referred to as System In Package or SIP integration<sup>1</sup>). Integration on chip has the advantages of improved signal transmission fidelity due to reduced interconnect lengths, lower system power due to efficient on-chip connections between IP blocks, and overall reduced silicon resulting from Moore's Law scaling. Thus, on-chip integration is usually preferred when:

- (a) The integrated functions can easily be implemented on the same silicon fabrication process. For example, digital logic and SRAM can be built using compatible silicon processes. Conversely, high performance digital logic and DRAM are rarely fabricated on similar silicon manufacturing processes, and hence are not commonly included in the same chip.

---

<sup>1</sup> As a general definition, SIP refers to the on-package integration of multiple heterogeneous and/or homogenous ICs each of which may be in the form of unpackaged die, individually packaged die, or packaged modules. iNEMI (International Electronics Manufacturing Initiative) defines SIP as: *System in Package is characterized by any combination of more than one active electronic component of different functionality plus optionally passives and other devices like MEMS or optical components assembled preferred into a single standard package that provides multiple functions associated with a system or subsystem.* SIP is considered to be subset of the broader concept of System On Package (SOP) [4] where an entire computer system is built on a package.



**Fig. 2.1** Overall size and growth trends of the semiconductor market (Source: Prismark Partners LLC)

(b) The IP<sup>2</sup> blocks desired for the SOC are available in the same silicon fabrication process and the resulting chip meets the cost target required to make the product economically viable.


SIP is preferred for the integration of heterogeneous functions [5] (i.e., functions manufactured using disparate semiconductor technologies) and to help bring products to market quicker when technical and/or business reasons prevent timely SOC integration. As seen in Table 2.1 and Fig. 2.2, there continues to be significant interest in SIP configurations. SIP architectures can be broadly classed in three categories:

- (a) Planar configurations where two or more die or packages are placed side by side and connected to each other through lateral interconnects in a multilayer substrate.
- (b) Stacked configurations where two or more die, or packages, are stacked one on top of the others and connected through a combination of both lateral and vertical interconnects. The value of implementing stacking in a product

<sup>2</sup> An IP (Intellectual Property) block is reusable circuit block that performs a certain specialized functions and serves as a building block for constructing the SOC.

**Table 2.1** Volume forecast of different SiP configurations (Source: Prismark Partners LLC)

SiP/MCP forecast			
Product/package type volume (Bn units)	2014	2019 F	Leading suppliers/players
Stacked die in package and memory card	8.3	10.5	Samsung, Micron, SKHynix, Toshiba, SanDisk PTI, ASE, SPIL, Amkor, STATS ChipPAC
Stacked package on pack- age: bottom package only	0.95	1.2	Samsung, Apple, Qualcomm, MediaTek Amkor, STATS ChipPAC, ASE, SPIL
PA centric RF module	4.5	5.9	Qorvo, Skyworks, Anadigics, Avago, Amkor, ASE, Inari, HEG, JCET, Unisem, ShunSin
Connectivity module (bluetooth/WLAN)	0.6	0.9	Murata, Taiyo Yuden, Samsung, ACSIP, ALPS, USI
Graphics/CPU or ASIC MCP	0.2	0.2	Intel, AMD, Nvidia, Xilinx, Altera
Leadframe module (power SiP)	3.2	4.7	NXP, STMicro, TI, Freescale, Toshiba, Infineon/IR, Renesas, ON Semi
MEMS and controller	5.4	8.2	ST, Analog, Bosch, Freescale, Knowles, InvenSense, Denso
Camera module	3.7	5.3	LG Innotek, SEMCO, Hon Hai, Lite-on, Toshiba, Sunny Optical, Sharp, Cowell
<i>Fingerprint sensor</i>	0.35	1.5	Apple, Synaptics, Fingerprint Cards, Cypress/ IDEX, Silead, Goodix, NEXT Biometrics, Qualcomm
<i>Total</i>	<i>27.2</i>	<i>38.4</i>	

**Fig. 2.2** 2015 SiP Market by device type (Source: TechSearch International)

design, and thus leveraging the vertical dimension in a package, has been discussed in detail in [6].

- (c) Hybrid configurations that combine both the planar and stacked configurations.


There are a number of innovative ways to construct SIP architectures using planar and stacked structures. Some of the more well-known SIP architectures are shown in Fig. 2.3. Figure 2.3 illustrates how different architectures have evolved to meet specific needs for different markets. Figure 2.3 is not intended to be a complete list of all the possible architectures. It is clear from the configurations shown in Fig. 2.3a–f that a number of SIP combinations are possible, offering feature, size, configuration, and cost flexibility.

One class of SIP configurations that has driven the most significant technology changes is through silicon vias (TSV)-based SIP. This chapter focuses on 3D stacks that are enabled by TSV technology. TSV-based SIPs have been the subject of considerable research for more than two decades and numerous papers have explored applications, architecture and design opportunities, as well as process, material, and equipment complexities [11–14]. Since it is difficult to comprehensively discuss all these aspects in a general overview, this chapter will attempt to provide a broad perspective of the architectural and process opportunities and complexities. The process of TSV formation has been previously discussed in depth in Chap. 3 and will not be repeated here, except for a brief reference in Sect. 2.3.

The most commonly used interconnect between stacked die for currently available products with TSVs is solder based (Fig. 2.4a, b) with interconnect pitches as low as 40  $\mu\text{m}$ . Solder-based interconnects have an advantage of being compliant and hence they are more tolerant to misalignment and lack of coplanarity between bonded surfaces during assembly<sup>3</sup>. However as the joints become increasingly small, with decreasing interconnect pitches projected below 40  $\mu\text{m}$  for future 3D stacks, the available solder volume will be reduced and a greater proportion of the solder joint will become intermetallic compounds [15], thus decreasing its compliance. Additionally, with shrinking interconnect pitch, there is an increasing risk of solder bridging during the assembly process since the joints are closer to each other. Various research groups have suggested the need for alternate interconnects; the most common among these are Cu-Cu bonding [17–21], a subject covered in detail in Chap. 6. In 2016, there are two types of widely available products with TSVs. These are DRAM memory stacks [7, 22, 23] and image sensors [24–26].

---

<sup>3</sup>In most applications, Thermo-Compression Bonding (TCB) is used to create the fine pitch interconnect typically needed between two stacked die because of its superior alignment capability over reflow based flip-chip bonding [16].



**Fig. 2.3** (a) Multi Chip Module (MCP)—Two or more die are attached in a planar configuration to a package substrate (red line in schematic drawing indicates that the two or more die are electrically connected using lateral on-package interconnects). Image shows the Intel Iris Pro processor with a CPU (larger of the two die) and a DRAM chip. (b) Multi Package Module (MPM)—One or more die are packaged before being attached to the final package. Image above shows the Intel’s Knights Landing Processor which uses the MC-DRAM Memory Module. The MC-DRAM memory module (a memory stack that conforms to the Hybrid Memory Cube specification [6]) has four stacked memory die connected using TSVs, placed on top of a logic chip). (c) Embedded SIP modules—Embedded SIP modules have solder-less die-to-package interconnects and are usually built using reconstituted wafer level or panel level processes [7, 8]. (d) Package-on-Package (POP) SIP module—Two packages are stacked on top of each other and connected using peripheral interconnects. The peripheral interconnects can be made using solder balls, Cu posts, or solder-coated Cu balls. Example of an MCeP® (Molded Core embedded Package) is shown above. MCeP® is the registered trademark of SHINKO Electric Industries CO., Ltd. (e) EMIB (Embedded Multi-Die Interconnect Bridge) [9]—EMIB-based SIPs use embedded silicon for localized high-density interconnects. Figure above shows a Stratix-10 part from Altera [5]. (f) Silicon interposer-based SIP Module—A silicon interposer is used to for fine feature interconnects between the different chips or chip stacks. The interposer has TSVs to connect the chips to the package substrate. See [10] for a product implementation. (g) 3D TSV-Stacked module—Multiple die are stacked using TSV-based interconnects. Image above shows a HMC memory stack from Micron. (h) SIP Variants that include combinations of wirebond and flip-chip interconnects. The Possum die is from AMKOR




Fig. 2.3 (continued)




Fig. 2.3 (continued)








Fig. 2.3 (continued)

## 2.2 3D TSV-Based Architectures: Advantages and Limitations

In the past few decades, there has been considerable interest in 3D TSV-based SIP architectures [27–30] because of their compact construction and electrical advantages. The advantages include reduced signal latency, and lower signaling power dissipation due to reduced interconnect lengths. Figure 2.5 shows the energy consumption and dissipation during a  $0 \rightarrow 1$  and a  $1 \rightarrow 0$  bit transition based on a simple capacitance model. Assuming the same Tx and Rx capacitance, energy draw, and dissipation is directly proportional to the capacitance of the interconnect, and this is where TSVs have an advantage over traditional planar wire connections. Since TSVs are short length interconnects, they can exhibit a significantly lower (typically 4–20 times lower [31]) interconnect capacitance compared to a side-by-side or planar interconnect. In Fig. 2.6a, a memory is connected to the processor




**Fig. 2.4** (a) Solder joints @ 45 μm pitch at the GPU to silicon interposer (AMD Fury [10]). (b) HBM Stacks. Leftmost image shows solder bumps on the HBM stack, center image shows the top view of a HBM package with side mold. Image on the right shows the *Memory–Memory Interconnect (MMI)* and the TSVs in the memory die. The MMI pitch is 55 μm



**Fig. 2.5** Simple capacitance model describing the energy consumption in a Tx (Transmitter)—Rx (Receiver) interconnect link

**Fig. 2.6** (a) Schematic illustrating a side-by-side Processor–DRAM interconnect. (b) Schematic illustrating a side-by-side Processor–DRAM interconnect



through a planar on-package interconnect and in Fig. 2.6b the connection uses TSVs. A comprehensive calculation [32] shows that the interconnect power efficiency (mW/Gbps) dropped from 15.65 mW/Gbps (for a bounding case where a DDR memory in a DIMM slot was accessed by the CPU) to 0.55 mW/Gbps when the CPU accessed a WIO<sup>4</sup> memory through TSVs). This is more than a 28× improvement<sup>5</sup>. This power efficiency, multiplied by the number of wires in the interface, combined with reduced data latency due to reduced interconnect lengths is what has motivated designers to consider TSV-based architectures [33]. The power efficiency advantage is appealing across the application spectrum from handheld devices where longer usage times between battery recharging can be enabled to servers where lower energy costs make 3D TSV stacks attractive.

While energy efficiency and latency are the significant advantages for 3D TSV-based architectures, a key limitation is that the maximum Thermal Design Power (TDP) can be significantly lower than with comparable 2D configurations. This is due to the thermal resistances in a 3D stack which are in series and hence additive (Fig. 2.7). Consider the case where a DRAM memory is stacked on top of a logic processor<sup>6</sup>. The Processor–DRAM interface, the bulk DRAM silicon, and in the case of multiple DRAM die, the DRAM–DRAM interfaces all add thermal resistances to the heat flow. This compares to a planar case where heat from the processor has to only flow through the silicon of a single chip and a Thermal Interface Material (TIM) before reaching a Heat Spreader or the base of a heatsink. Thus, the thermal impact of stacking is that it reduces the total Thermal Design Power (TDP) available for the system designer to utilize for the processor. This is

<sup>4</sup> WIO, i.e., Wide IO is a JEDEC standard memory, where the memory die are connected by TSVs [22].

<sup>5</sup> Power efficiency quoted for the ESD case. See [Ref Hazkazemi paper] for a detailed review of power and performance differences between LPDDR and Wide-IO.

<sup>6</sup> This is architecturally a more likely scenario for CPU-DRAM 3D stacks, since the CPU typically needs more bump interconnects than a DRAM and power delivery to a DRAM would require fewer TSVs compared to the converse case, where power is delivered to the CPU through the DRAM.




Fig. 2.7 Schematic showing heat paths in a 2D vs. 3D stack




Fig. 2.8 TDP Impact of 3D stacking

quantitatively shown in Fig. 2.8 using a simple case study comparing TDP between the 3D case (where 1 and 4 DRAMs are stacked on top of a processor) and the 2D case where 1 DRAM or a 4 DRAM stack is placed side-by-side to the processor. In this case study, the following assumptions are made:

1. The processor and DRAM silicon are both 100  $\mu\text{m}$  thick.
2. Processor power is uniform across the processor die and is time independent.
3. Junction temperature limits for both the processor and DRAM are 105  $^{\circ}\text{C}$ .
4. Three different system cooling<sup>7</sup> solutions are considered, i.e.,
  - (a) High thermal resistance cooling solutions which depend mainly on conduction (Typically encountered in laptop environments where active air-flow is not possible)
  - (b) Medium thermal resistance cooling solutions which use both conductive and convective heat transfer (Typically encountered in desktop environments that use cost-performance optimized cooling solutions)

<sup>7</sup> System cooling refers to the cooling solution attached to the SIP.

- (c) Low thermal resistance cooling solutions which use both conductive and convective heat transfer (Typically encountered in server environments that use performance optimized solutions to manage high TDP envelopes).
5. The Processor–DRAM and DRAM–DRAM interfaces, comprising metallic interconnects and protective underfill, are key interfaces that limit heat transport since the effective thermal conductivity ( $K$ ) across that interface tends to be in the approximate range ( $0.3\text{--}3.0\text{ W/m }^\circ\text{C}$ ), which is significantly lower than the thermal conductivity of silicon ( $110\text{ W/m }^\circ\text{C}$ ) or Cu ( $390\text{ W/m }^\circ\text{C}$ ). Two different interface conditions are considered for the analysis including a low interface with  $K = 0.3\text{ W/m }^\circ\text{C}$  and high interface with  $K = 3.0\text{ W/m }^\circ\text{C}$ .


In cases where the system thermal resistance is high relative to the package resistances, the impact of changes in package resistance has a lesser influence on the overall TDP. In these cases, a system designer can increase memory capacity and still take advantage of improved memory capacity and power savings. As the performance of the system thermal cooling solution improves, increasing package resistance (with increasing number of stacks) will have a greater influence on the product's TDP capability. In this scenario, the TDP degradation and increasing the number of stacks is more significant. It can be seen from Fig. 2.8 that since the bulk of the heat transfer in the package is conduction based. For this case, improvements in the effective thermal conductivity of the interfaces between the stacked silicon chips are critical to improving the overall TDP capability. The effective thermal conductivity of the interface can also be improved by increasing the number of micro-bumps between the die, and by increasing the effective thermal conductivity of the underfill, or polymeric encapsulant, used to increase the reliability of the micro-bumps. Additionally, there is a need to improve the quality of system thermal solutions. Chapter 10 summarizes the various thermal solution strategies developed to address the thermal management problem in 3D stacking.

It should also be noted that the assumption of uniform power distribution in the processor is simplistic. In most cases, the processor power distribution is nonuniform. The presence of the additional thermal interfaces from the DRAM stack will exacerbate the hot spots compared to a side-by-side configuration. Design approaches that minimize the thermal burden on the package have been shown to be capable of achieving thermal equivalence with 2D configurations [34].

Another key consideration is the impact of TSVs on the stress state in silicon. Cu and W are typical materials used for TSVs and polysilicon TSVs have also been mentioned in literature [35]. TSVs are typically filled using *Electro-Chemical Deposition* (ECD) at temperatures greater than  $200\text{ }^\circ\text{C}$ <sup>8</sup>. The ECD temperatures are significantly higher than the typical operation temperature of a processor or a memory device which tend to be in the ( $90\text{ }^\circ\text{C}\text{--}110\text{ }^\circ\text{C}$ ) range. At the deposition temperature, the TSV is in an equilibrium (i.e., stress-free) state with the

---

<sup>8</sup>  $200\text{ }^\circ\text{C}$  quoted as a typical lower temperature bound. A number of FEOL and MEOL processes have deposition temperatures significantly higher than  $200\text{ }^\circ\text{C}$ .



**Fig. 2.9** Stresses in silicon due to TSV integration


surrounding silicon, however at operating temperatures, the TSV induces radially tensile and tangentially compressive stresses in the surrounding silicon (see Fig. 2.9 for a schematic illustration) resulting from the CTE differential between the Cu/W fill and the surrounding silicon. These stresses have an impact on the electron and hole mobility in the transistors and hence an impact on transistor performance and reliability [36–38]. Keep out zones (KOZ), i.e., regions in the silicon surrounding the TSVs where transistors cannot be placed, are specified for silicon designers so that performance and reliability impact is reduced to an acceptable level. The consequence is that there is a silicon area increase due to both the TSV and its associated KOZ.

In summary, the power efficiency advantage due to short TSV interconnects must be balanced against the disadvantages in TDP reduction and increased chip area due to the TSV integration. A designer must ensure that the disadvantages don't adversely affect the overall performance or value of the product being designed.

## 2.3 Methods of Fabrication and Other TSV Attributes

The structure and location of a TSV with reference to the transistors and back-end interconnect stack in a typical wafer is shown schematically in Fig. 2.10. TSVs are typically created using a process with the following steps:

- A photoresist is coated on the silicon wafer and lithographic exposure is used to define the TSV locations.
- The silicon is etched, typically using the Bosch process [39], which uses multiple sequences of *etch and coat* to create the via holes.
- The photoresist is then stripped and the wafer surface is cleaned.




**Fig. 2.10** Schematic showing the structure of a TSV in the silicon back-end interconnect stack

- The inner walls of the TSV are coated with a dielectric liner (typically  $\text{SiO}_2$  though  $\text{Si}_3\text{N}_4$  has also been reported [40] using thermal oxidation or PECVD (Plasma Enhanced Chemical Vapor Deposition). The liner electrically isolates the TSV from the bulk silicon.
- Next an adhesion layer, typically Ti or Ta, is added on the inner lining of the TSV using PVD (Physical Vapor Deposition).
- A seed layer is deposited in the via hole next and the vias are ready for deposition of the TSV metal.
- Electro-Chemical Deposition (ECD) is used to fill the via holes with Cu or W.
- Vias are annealed to stabilize the TSV microstructure and to relieve stresses within the TSV.
- Finally, Chemical Mechanical Polish (CMP) is used to planarize the wafer.

TSVs are typically manufactured using three different processes (Fig. 2.11)

1. *Via First Process (Also referred to as the Front End Of Line (FEOL) Via Process)*: In this process, the TSVs are created before the transistors [40, 41]. Key steps in this process are
  - (a) The wafer surface is patterned and TSVs are etched and filled on the transistor side (front or active side) of the wafer.
  - (b) After the TSV formation, the wafer is planarized and readied for transistor creation.



**Fig. 2.11** High-level process flow for the three processes of creating TSVs

- (c) Transistor creation is followed by the Back End of Line (BEOL) process which creates the multiple metal/insulator layers on the silicon wafer.
- (d) Finally, the wafer backside is thinned to reveal the vias and creates a Redistribution Layer (RDL) (Fig. 2.12).

An important advantage of the Via First approach is that since the vias are created before transistor creation, only known good wafers with defect-free TSVs can be used for subsequent steps. Additionally, some authors [40] have claimed that the Via First process allows for a fewer design constraints and a higher density of vias compared to the Via Middle and Via Last processes<sup>9</sup>. A key limitation of the Via First approach is that all the TSV materials and processes need to be compatible with CMOS processes and temperatures ( $\sim 1200^\circ\text{C}$ ). Polysilicon vias are mostly used in the Via First process [41]. Bauer et al. [40] discuss a process where high density vias are created in a Via First process using a silicon as a sacrificial material during the initial via formation step. The silicon is replaced with W after the transistor formation processes are completed.

2. *Via Middle (Also referred to as Mid End of Line (MEOL) Via Process:* In this process, TSV formation is after front-end device creation and before the creation of all the back-end metal layers [41–47]. Key steps in this process are as follows:
  - (a) Front-end devices are fabricated including transistors and several lower metal layers.
  - (b) Next, TSVs are created from the active device side typically at temperatures in the  $400^\circ\text{C}$ – $450^\circ\text{C}$ .
  - (c) The TSV is then plated with Cu or W.

<sup>9</sup> While this statement seems intuitively feasible, the authors are not aware of an authoritative study that establishes the design advantages of the Via First process over the Via Middle or Via Last options.






Fig. 2.12 Bumping process flow post TSV formation, shown for the MEOL/FEOL TSV process

- (d) The wafer is then annealed at  $\sim 400^\circ\text{C}$  to relieve stresses in the TSV and to stabilize the TSV metal structure.
- (e) Next, the wafer is planarized with a typical damascene process and readied for the remaining BEOL metallization.
- (f) After BEOL metallization is complete, the wafer is mounted on a carrier and thinned to reveal the TSVs on the inactive (backside) of the wafer. Via reveal is usually (optionally) followed by creation of a Re-Distribution Layer (RDL) and backside bump formation processes that is a critical structure for die stacking (See Fig. 2.12).

An advantage of the Via Middle process is that subsequent chip fabrication processing temperatures are lower than for the Via First process, and hence the thermal stresses induced in silicon due to the CTE mismatch between the silicon and TSV metal are lower.

3. *Via Last (Also referred to as Back End Of Line (BEOL) Via Process:* In this process, TSVs are created after the transistors and interconnects are created [41, 48]. Key steps in this process are as follows:

- (a) The transistors and the entire BEOL process is first completed.
- (b) The wafer is then temporarily attached to a carrier using an adhesive (usually referred to as a wafer bond/debond adhesive) on the active (front side).
- (c) The wafer is thinned and the TSVs are formed using a similar process to the Via Mid described earlier. This is followed by manufacturing of the RDL and backside bumping. The backside RDL and bumping process are essentially the same as described in Fig. 2.12.

In the Via Last process, TSV processing temperatures are typically lower than  $200^\circ\text{C}$ . This is important since the fully formed wafer is mounted on a carrier using a low temperature adhesive. An advantage of this approach is that the thermal stress issues are lower than with the Via First and Via Middle process options. However, there are two significant concerns with the Via Last process. First since TSVs are created after the BEOL, the TSVs need to land at the right metal layer in the chip metal wiring. Special landing surfaces, also called catch cups, are included in silicon metal layers to precisely locate the TSVs. Special care needs to be taken that the TSVs land on catch cups and don't accidentally punch through the catch cups. Integration of catch cups requires careful design and restricts the placement of the TSVs. Secondly since the TSVs are formed after complete wafer processing, yield loss due to TSV formation could result in loss of valuable silicon.

Some of the key design attributes of TSVs are their diameter, pitch, aspect ratio (i.e., the ratio of TSV diameter to its depth), electrical characteristics (including resistivity, inductance, and frequency dependent capacitance), and stress-related KOZs. TSV aspect ratios are influenced by a few key parameters such as the ability to get good insulation coverage as a function of via depth and the ability

**Table 2.2** Some recent TSV dimensions reported in the literature

Reference	TSV diameter (μm)	Silicon thickness (μm)	Aspect ratio (diameter:depth)	TSV material	Process
[40]	2	45	1:22.5	W	FEOL
[41]	5	150	1:30	Poly-silicon	FEOL
[42]	3	100	1:33.3	W	MEOL
[48]	10	50	1:5	Cu	BEOL
[43]	6	55	1:9	Cu	MEOL
[44]	10	50	1:5	Cu	MEOL
[49]	5	50	1:10	Cu	MEOL/BEOL
[50]	20	50	1:2.5	Cu	BEOL
[51]	2	30	1:15	Cu	Not specified
[46]	3	50	1:17	Cu	MEOL

to get void-free via filling. Table 2.2 shows some of the published data on TSV diameters and depth. Electrical and stress characteristics are determined by the TSV materials choices (including via metal, liner, and adhesion materials) and process choices (deposition and anneal temperatures).

2.4 Assembly Process Flows


3D stacks can be assembled using three different approaches. They are commonly referred to as Wafer-to-Wafer (W2W) attach [52, 53], Die-to-Wafer (D2W) attach [53–56], or Die-to-Die (D2D) attach.

(a) *Wafer-to-Wafer Attach (W2W)*

In this process, entire wafers are aligned and then bonded, followed by the singulation of individual die stacks. Two W2W flows are schematically illustrated in Fig. 2.13.

- Back-to-Face Flow: where the inactive side (back) of the top wafer is bonded to the active (front) side of the bottom wafer. This approach can enable multiple wafers with TSVs to be bonded one after the other, while retaining the back-to-face connectivity between the die.
- Face-to-Face Flow: where the active side of the top wafer is attached to the active side of the bottom wafer. This approach is less valued for stacking more than 2 wafers.

A significant advantage of a W2W process is that both bonding surfaces are extremely flat, and thus there can be excellent wafer-to-wafer alignment (<3 μm across the wafer) and hence very fine interconnect pitches can be achieved. In the case of solder-based interconnects, pitch scaling in W2W attach is limited by solder



**Fig. 2.13** Schematic describing the key steps in a W2W attach process


bridging between interconnects and the implications of intermetallic compound formation. Another advantage of the W2W process is that it is a batch process and with high manufacturing throughput. Key limitations of the W2W process include: (1) all the die have to be of the same size; (2) the process precludes the ability to bond known good die together; (3) yield loss due to misalignment during this process can be significantly expensive, especially in the case where multiple wafers are stacked.

#### (b) *Die-to-Wafer Attach (D2W)*

In this process, individual die (with or without TSVs) are bonded on a base wafer incorporating TSVs mounted on a carrier (Fig. 2.14). This process has similar advantages of alignment as the W2W process, and it is not limited by the requirement for the die to be the same size. The top stacked die used in successive stacking steps can be the same size or smaller than the corresponding die below it. If only known good die are stacked, better yields than the W2W process can be expected. Additionally, top die with different functionality than the bottom die can be stacked, allowing for increased heterogeneous integration. Unlike the W2W flow, D2W is a sequential process which will have considerably slower process throughput times.


#### (c) *Die-to-Die Attach (D2D)*

In this process flow, bottom die is first assembled to a package substrate and subsequently other die or die stacks are then stacked on the die connected to an assembled package (Fig. 2.15). This process resolves the die size limitations of



**Fig. 2.14** Schematic describing the key steps in a D2W attach process. (a) Singulation; (b and c) die to package attach; (d) WIO Memory on an application processor

the W2W and D2W flows through careful alignment methods. In this way, die larger than the bottom die can be stacked on top. Since the bottom die can be fully tested prior to committing the top die, this process has best chance among the three process of creating known good stacks. However, a key disadvantage of this process is that since the bottom die is fully assembled to a package substrate



**Fig. 2.15** Schematic describing the key steps in a D2D attach process

(typically to an organic package), it can become quite warped because of the CTE mismatch with the package. Hence during the attach of the top die to the bottom package, the die to package yield can be compromised due to the alignment challenges that are created. In general, the 3D stacking process is an exercise in precise tolerance and process control and requires very good characterization of the surfaces being assembled as a function of temperature. Some of this is schematically illustrated in Fig. 2.16.

An important consideration in all three attach processes is the ability to successfully underfill the die–die interconnects which is especially challenging at very fine





Fig. 2.16 Yield loss in SIPs as a function of individual process step yields

itches. Underfill is needed to improve the reliability of the die-to-die and die-topackage interconnects. Since the die-die interconnect pitches are significantly lower (typically  $\leq 55 \mu\text{m}$ ) compared to typical die-package interconnect pitches (typically  $\geq 100 \mu\text{m}$ ) the gaps or empty space between bumps become smaller for die-die interconnects. This creates another disadvantage of the D2W process. Since it is a sequential stacking process, a dispense underfill process is possible, but underfill bleed-out and unintentional cure in adjacent unattached chip area is a concern. Dispense of underfill after all the die are attached is a possibility that needs to be carefully planned ahead to ensure there is a sufficient gap between the die for adequate underfill flow between the solder-based bump interconnects. Pre-applied film underfills are a better choice for D2W stacking, however if filled underfills are used to deliver the improved thermal performance (Sect. 2.2) filler entrapment in the solder joints during chip attach becomes an important concern.

## 2.5 Manufacturing Yields and the Role of Test

One of the key goals in manufacturing multi-die modules is to maximize manufacturing yields. Minimizing the number of good die scrapped in modules that fail when tested, has a large impact on average product cost. This proposition can be quantified using a simple example. Consider a module that has  $n$  number of die, each of which costs  $a$ , and is attached to a single package substrate that costs  $b$ . For simplicity, assume that each die is attached to the package in a single process step (i.e., the entire assembly process is a single integrated step), hence the overall SIP assembly process has  $n$  steps—one step for each die. If the yield in each



**Fig. 2.17** Key steps in a package assembly process

assembly step is  $z$ , then the yield after  $n$  steps is  $z^n$ ; the yield loss is  $(1 - z^n)$ . The yield loss is plotted as a function of number of steps and individual process step yield in Fig. 2.16<sup>10</sup>. The cost due to scrapped modules that fail due to a flaw in the assembly process is  $(na + b) \times (1 - z^n)$ . There are two primary ways of reducing the cost of scrapped units.

(a) *Increasing individual step yield*

Increasing yield of each individual step in the assembly process is the main focus of packaging technology development. Process, materials, and design parameters for each assembly step, and the impact to upstream and downstream steps of the process are carefully studied and optimized for maximal yield.

(b) *Ensuring each key component “Known Good”*

If only known good components are assembled, the chances that the overall module will perform as intended is significantly increased. Components and subassemblies need to be fully tested prior to assembly to ensure that they are *known good*<sup>11</sup> and cause no yield loss when modules are tested. Designing an efficient test flow that maximizes quantity of known good components while minimizing any added test cost is a key focus area.

Before discussing the challenges involved in testing SIP modules with 3D TSV stacks, it is necessary to understand the different steps involved. A high-level assembly process flow for a single component is illustrated in Fig. 2.17 to show the typical points in the flow where the wafer, die, and assembled package are tested to check for manufacturing quality or performance. Key steps involved in testing products include:

- (a) *E-Test (or Electrical-Test)*—This test step is a process characterization step used in the wafer fab to check the manufacturing quality and device parametric values. E-Test can be used after an intermediate process step to check the quality of that step and/or at the end of wafer processing to assess overall quality. Note that this test step does not influence the SiP Module yield, but can affect Module costs indirectly as lower wafer yields will translate into higher die cost.

<sup>10</sup> It should be pointed out that this model while illustrative is simplistic in a number of ways. In real life situations, the number of process steps is higher than  $n$ ; individual process step yields vary and are not always independent of each other.

<sup>11</sup> In industry parlance, the acronym KGD (Known Good Die) is used to describe the need for working pretested die.




- (b) *Wafer Level Sort*—This is a wafer level test where each individual die is probed and functionally tested to see if it is good enough for assembly<sup>12</sup>. Contact is accomplished using a probe card that has individual probes to make electrical contact with the interconnect pads on the die. Typically, a probe card can contact several die simultaneously with each one individually tested. The test results are stored in a database that tracks each wafer, and die indexed by its position on the wafer. For SiP Modules, Sort is expected to deliver Known Good Die to the assembly process.
- (c) *Burn-In*—The function of Burn-In is to accelerate the failure of latent defects (such as fab and assembly process-induced defects or design marginalities) in an assembled SiP unit to become detectable at a Test step. The Burn-In step helps remove Modules that would have contributed to early customer failures typically called “Infant Mortality.” By removing these units, product failures observed by customers are limited to “wearout” mechanisms which occur far in the future. Acceleration of latent failures is accomplished by subjecting the units to higher voltages and temperatures than they would experience in the field, and at long stress times, usually in the range of many minutes to many hours<sup>13</sup>. The goal of Burn-In is to aid in identifying process and design factors responsible for latent failures. As manufacturing processes mature, Burn-In times typically are reduced.
- (d) *Package Level Functional Test*—This step is the most comprehensive of all test steps and is used to ensure that the assembled units are defect free, meet performance requirements, and to grade the performance level of the assembled units. Since this is the final and most comprehensive of the Test steps, the level of Test coverage (i.e., how much of the product functionality is evaluated) and the precise control of test parameters are critically monitored.

Now that the key test steps have been described, specific challenges related to the testing of 3D TSV stacks can be discussed with reference to Fig. 2.18 which shows a two chip stack although the conclusions can be extended to higher number stacks. Chips 1 and 2 will be tested at Sort before the wafer thinning and TSV reveal process steps for both the FEOL and MEOL flows, and before TSV formation in the BEOL flow. Only the active side of the die are probed at Sort, and the die backside is ignored. In the W2W and D2W flows, each chip is similarly sorted before TSV and RDL formation. The chips go through the assembly process and package stacks are created. After the entire die stack is mounted on a package, it is functionally tested.

---

<sup>12</sup> Determining viability for assembly requires a careful optimization of cost (i.e., cost of probing die on a wafer needs to be balanced against the cost of package waste and need for additional test steps later in the flow) and test coverage (while checking a greater degree of die functionality before packaging is financially viable, it can also require more sophisticated Sort technology).

<sup>13</sup> One of the key considerations in manufacturing costs is the time it takes to test units. The greater the amount of time, the lower the throughput and hence higher the costs. The goal in E-Test, Sort, and Package Level Test steps is to focus on test time minimization without impacting quality. Burn-In processes, on the other hand, are designed to run longer so that latent defects are screened out.



**Fig. 2.18** Test considerations for a 3D stack with TSVs

The advantage of the D2D flow is that Chip 1 can be tested for full functionality before Chip 2 is attached. Thus, only known good packaged Chip 1 die will be used for assembly. Full functionality of Chip 2 can only be verified through connectivity through Chip 1. This constraint would not exist if the two die were assembled side-by-side in a package. Additionally, since the heat path for Chip 1 is impeded by Chip 2, precise temperature control of Chip 1 during full functional test is a more challenging than in the corresponding side-by-side case. Both of these constraints imply that there are more challenges with stacked die testing vs. side-by-side, and the potential for higher compound yield loss is greater too.

## 2.6 Challenges with 3D TSV Architectures

It should be clear from the discussion so far that TSV-based architectures, while attractive from a performance and power efficiency perspective, can be thermally limited. Increasing the thermal envelope of 3D stacks is an important challenge. Considerable research in enhancing conduction and convection modes of heat transfer are described in Chap. 10. 3D TSV stacks break existing paradigms and require new design tools that accommodate the area and stress impacts on transistor performance while taking advantage of the newly available vertical TSV interconnects.

From a manufacturing perspective, TSV manufacturing processes create greater overlap between back-end silicon fabrication and assembly technologies. Additionally, it requires considerable investment in new equipment such as deep via etchers, high aspect ratio Cu plating, ultra-thin wafer handling, and stacked die assembly. Stacked die assembly drives the need for new materials such as fluxes that work in narrow chip gaps with minimal residue, and high thermal conductivity underfills that are compatible with different assembly flows. 3D stacks drive new Test paradigms including fine pitch test and a very detailed understanding of KGD and KGSD.

## 2.7 Summary

A broad overview of the value and importance of SIP packages has been provided along with motivation for TSV-based 3D architectures. TSV-based 3D stacking has generated considerable interest in the past two decades and the considerable research and development effort in architecture and manufacturing has resulted in a detailed understanding of multiple aspects of the technology.

**Acknowledgments** The authors would like to acknowledge Prismark Partners LLC, TechSearch International Inc, Shinko Electric Industries Co., Ltd, Amkor Technology<sup>®</sup>, ASE Group, SK Hynix, for their generous permission to use their pictures. Thanks are also due to Dr. Zhiguo Qian (Intel Corporation) for his help on the section on IO power dissipation, Upendra Sheth (Intel Corporation) for his help in compiling information on different MCP technologies, Dr. Arnab Choudhury (Intel Corporation) for help with thermal analysis and Prasad Ramanathan (Intel Corporation) for help with images. Guidance from Chris Nelson (Intel Corporation) on test processes is also gratefully acknowledged. Finally, thanks are due to Dheeraj Reddy (Intel Corporation) for a thorough review of this chapter.

## References

1. G. Moore, Cramming more components onto integrated circuits. *Electronics* **38**(8), 114 (1965)
2. R. Thakur, 50 years of Moore's law. *Solid State Technology* **58**(4), 41 (2015)
3. ISSCC 2016 Trends, [http://isscc.org/doc/2016/ISSCC2016\\_TechTrends.pdf](http://isscc.org/doc/2016/ISSCC2016_TechTrends.pdf)
4. R.R. Tummala, *System on Package: Miniaturization of the Entire System* (McGraw-Hill, New York, 2008)
5. <https://www.altera.com/products/fpga/stratix-series/stratix-10/overview.html>
6. W.R. Davis, J. Wilson, J. Xu, L. Luo, H. Hua, A. Sule, C.A. Mineo, M.B. Steer, P.D. Franzon, Demystifying 3D ICs: The pros and cons of going vertical. *IEEE Des. Test Comput.* **22**(6), 498–510 (2005)
7. <http://www.hybridmemorycube.org/>
8. C.C. Liu, S.-M. Chen, F.-W. Kuo, H.-N. Chen, E.-H. Yeh, C.-C. Hsieh, L.-H. Huang, M.-Y. Chiu, J. Yeh, T.-S. Lin, T.-J. Yeh, S.-Y. Hou, J.-P. Hung, J.-C. Lin, C.-P. Jou, C.-T. Wang, S.-P. Jeng, D.C.H. Yu, High performance integrated fan-out wafer level packaging (InFO-WLP): Technology and system integration, in *IEEE IEDM*, 2012, pp. 323–326
9. R. Mahajan, R. Sankman, N. Patel, D.-W. Kim, K. Aygun, Z. Qian, Y. Mekonnen, I. Salama, S. Sharan, D. Iyengar, D. Mallik, Embedded multi-die interconnect bridge (EMIB)—a high density, high bandwidth packaging interconnect. Paper presented at the 66th electronic components and technology conference, Las Vegas, NV, pp. 557–565, June 2016
10. <http://www.anandtech.com/show/9390/the-amd-radeon-r9-fury-x-review>
11. J.D. Meindl, Interconnect opportunities for gigascale integration, in *IEEE Micro* 2003, pp. 28–35
12. J.D. Meindl, Beyond Moore's law: The interconnect era, in *Computing in Science and Engineer*, 2003 *IEEE*, 2003, pp. 20–24
13. R.S. Patti, Three-dimensional integrated circuits and the future of system-on-chip designs. *Proc. IEEE* **94**(6), 1214–1224 (2006)
14. F. Mukta, S.S. Iyer, 3D integraion review. *Sci. China Inf. Sci.* **54**(5), 1012–1025 (2011)
15. G.G. Vakanas, O. Minho, B. Dimcic, K. Vanstreels, B. Vandecasteele, I. De Preter, J. Derakhshandeh, K. Rebibis, M. Kajihara, I. De Wolf, Formation, processing and

- characterization of Co-Sn intermetallic compounds for potential integration in 3D interconnects. *Microelectron. Eng.* **140**, 72–80 (2015)
16. A. Eitan, K.-Y. Hung, Thermo-compression bonding for fine-pitch copper-pillar flip-chip interconnect—tool features as enablers of unique technology, in *Proceedings IEEE 65th Electronic Components and Technology Conference (ECTC)*, pp. 460–464, May 2015
  17. A. Klumpp, R. Merkel, P. Ramm, J. Weber, R. Weiland, Vertical system integration by using inter-chip vias and solid-liquid interdiffusion bonding. *Jpn. J. Appl. Phys.* **43**(7A), L829–L830 (2004)
  18. P. Batra, S. Skordas, D. LaTulipe, K. Winstel, C. Kothandaraman, B. Himmel, G. Maier, B. He, D.W. Gamage, J. Golz, W. Lin, T. Vo, D. Priyadarshini, A. Hubbard, K. Cauffman, B. Peethala, J. Barth, T. Kirihaata, T. Graves-Abe, N. Robson, S. Iyer, Three-dimensional wafer stacking using Cu TSV integrated with 45nm high performance SOI-CMOS embedded DRAM technology. *J. Low Power Electron. Appl.* **4**, 77–89 (2014). doi:[10.3390/jlpea4020077](https://doi.org/10.3390/jlpea4020077)
  19. K. Takahashi, M. Umemoto, N. Tanaka, K. Tanida, Y. Nemoto, Y. Tomita, M. Tago, M. Bonkohara, Ultra-high-density Interconnection technology of three-dimensional packaging. *Microelectron. Reliab.* **43**, 1267–1279 (2003)
  20. C.S. Tan, G.Y. Chong, High throughput Cu-Cu bonding by non-thermo-compression method. Paper presented at the 63rd electronic components and technology conference, Las Vegas, NV, pp. 1158–1164, May 2013
  21. P. Guegen, C. Ventosa, L. Di Cioccio, H. Moriceau, F. Grossi, M. Rivoire, P. Leduc, L. Clavelier, Physics of direct bonding: applications to 3D heterogeneous or monolithic integration. *Microelectron. Eng.* **87**, 477–484 (2010)
  22. <https://www.jedec.org/standards-documents/docs/jesd229-2>
  23. <https://www.jedec.org/standards-documents/docs/jesd235a>
  24. S. Lhostis, A. Farcy, E. Deloffre, F. Lorut, S. Mermoz, Y. Henrion, L. Bethier, F. Bailly, D. Scevola, F. Gyuader, F. Gigon, C. Besset, S. Pellssier, L. Gay, N. Hetellier, M. Arnoux, A.-L. Le Berrigo, S. Moreau, V. Balan, F. Fournel, A. Jouce, S. Cheramy, B. Rebhan, G. Maier, L. Chitu, Reliable 300mm wafer level hybrid bonding for 3D stacked CMOS image sensors. Paper presented at the 66th electronic components and technology conference, Las Vegas, NV, pp. 869–876, June 2016
  25. V.C. Venezia, C. Shih, W.Z. Yang, B. Zhang, H. Rhodes, Stack chip technology: a new direction for CMOS imagers. Paper presented at the IISW conference 2015
  26. R. Fontaine, The state-of-the-art of mainstream CMOS image sensors. Paper presented at the IISW conference 2015
  27. B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, G.H. Loh, D. McCauley, P. Morrow, D.W. Nelson, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J. Shen, C. Webb, Die stacking (3D) microarchitecture. Paper presented at the 39th annual IEEE/ACM international symposium on microarchitecture (MICRO'06) 2006
  28. J.M. Stern, V.H. Ozguz, 3D system architectures, in *Intelligent Integrated Microsystems*, ed. by R.A. Athale, J.C. Wolper, *Proc. of SPIE* **6232** 6232K (2006). doi:[10.1117/12.667381](https://doi.org/10.1117/12.667381)
  29. P. Jacob, O. Erdogan, A. Zia, P.M. Belemjian, R.P. Kraft, J.F. McDonald, Predicting the performance of a 3D processor-memory chip stack. *IEEE Des. Test Comput.* **22**, 540–547 (2005)
  30. P. Franzon, E. Rotenberg, J. Tuck, W.R. Davis, H. Zhou, J. Schabel, Z. Zhang, J.B. Dwiell, E. Forbes, J. Huh, S. Lipa, Computing in 3D. Presented at the 2015 custom integrated circuits conference (CICC), 2015 IEEE, pp. 1–6, 28–30 Sept. 2015
  31. K. Chandrashekar, W. Weis, B. Akesson, N. When, K. Goossens, System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs. Presented at the 2013 DATE conference, pp. 236–241
  32. M.A. Karim, P.D. Franzon, A. Kumar, Power comparison of 2D, 3D and 2.5D interconnect solutions and power optimization of interposer interconnects, in *ECTC 2013*, pp. 860–866
  33. M.H. Hajkazemi, M.K. Tavana, H. Homayoun, Wide I/O or LPDDR? exploration and analysis of performance, power and temperature trade-offs of emerging DRAM technologies in

- embedded MPSoCs. Paper presented at the 33rd IEEE international conference on computer design, 2015, pp. 70–77
34. M. Saeidi, K. Samadi, A. Mittal, R. Mittal, Thermal implications of mobile 3D-ICs. Presented at the 2014 3D systems integration conference (3DIC) in Kinsdale. doi:[10.1109/3DIC.2014.7152160](https://doi.org/10.1109/3DIC.2014.7152160), pp. 1–7
  35. M. Koyanagi, H. Kurino, K.W. Lee, K. Sakuma, N. Miyakawa, H. Itani, Future system-on-silicon LSI chips. *IEEE Micro*, **18**(4), 17–22 (1998)
  36. A. Mercha, G. Van der Plas, V. Moroz, I. De Wolf, P. Asimakopoulos, N. Minas, S. Domae, D. Perry, M. Choi, A. Redolfi, C. Okoro, Y. Yang, J. Van Olmen, S. Thangaraju, D. Sabuncuoglu Tezcan, P. Soussan, J.H. Cho, A. Yakovlev, P. Marchal, Y. Travaly, E. Beyne, S. Biesemans, B. Swinnen, Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-K/metal gate CMOS performance, in *IEDM*, pp. 2.2.1–2.2.4, 2010
  37. W. Guo, G. Van der Plas, A. Ivankovic, V. Cherman, G. Eneman, B. De Wachter, M. Togo, A. Redolfi, S. Kubicek, Y. Civalé, T. Chiarella, B. Vandeveldé, K. Croes, I. De Wolf, I. Debusschere, A. Mercha, A. Thean, G. Beyer, B. Swinnen, E. Beyne. Impact of through silicon via induced mechanical stress on fully depleted bulk finFET technology, in *IEDM*, pp. 18.4.1–18.4.4, 2012
  38. T. Kauerauf, A. Branka, K. Croes, A. Redolfi, Y. Civalé, C. Torregiani, G. Groeseneken, E. Beyne, Effect of TSV presence on FEOL yield and reliability, pp. 5C.6.1–5C.6.4, 2013
  39. M. Tanaka, M. Sekine, I. Sakai, Y. Kusuda, T. Nonaka, O. Ysuiji, K. Kondo, TSV processes, in *Three dimensional integration of semiconductors*, pp. 43–96 (2015). [http://rd.springer.com/chapter/10.1007/978-3-18675-7\\_3/fulltext.html](http://rd.springer.com/chapter/10.1007/978-3-18675-7_3/fulltext.html)
  40. T.M. Bauer, S.L. Shinde, J.E. Massad, D.L. Hetherington, Front end of line integration of high density, electrically isolated, metallized through silicon vias, in *Proceedings of the 58th Electronic Components and Technology Conference (ECTC)*, pp. 1165–1169, May 2009
  41. M. Puech, J.M. Thevenoud, J.M. Gruffat, N. Launay, N. Arnal, P. Godinat, Fabrication of 3D packaging TSV using DRIE, design, test, integration and packaging of MEMS/MOEMS, 2008, in *MEMS/MOEMS 2008. Symposium on*, 2008, pp. 109–114. doi:[10.1109/DTIP.2008.4752963](https://doi.org/10.1109/DTIP.2008.4752963)
  42. G. Pares, N. Bresson, S. Minoret, V. Lapras, P. Brianceau, J.F. Lugand, R. Anciant, N. Sillon, Through silicon via technology using tungsten metallization, in *2011 I.E. International Conference on IC Design & Technology*, 2011, pp. 1–4. doi:[10.1109/ICICDT.2011.5783204](https://doi.org/10.1109/ICICDT.2011.5783204)
  43. R. Agarwal, D. Hiner, S. Kannan, K. Lee, D. Kim, J. Paek, S. Kang, Y. Song, S. Dej, D. Smith, S. Thangaraju, J. Paul, TSV integration on 20nm logic: 3D Assembly and reliability results, in *Proceedings of the 64th Electronic Components and Technology Conference (ECTC)*, pp. 590–595, May 2014
  44. D.J. Na, K.O. Aung, W.K. Choi, T. Kida, T. Ochiai, T. Hashimoto, M. Kimura, K. Kata, S.W. Yoon, A.C.B. Yong, TSV MEOL (Mid End of Line) and packaging technology of mobile 3D-IC stacking, in *Proceedings of the 64th Electronic Components and Technology Conference (ECTC)*, pp. 596–600, May 2014
  45. N. Kumar, S. Ramaswami, J. Dukovic, J. Tseng, R. Ding, N. Rajagopalan, B. Eaton, R. Mishra, R. Yalamanchili, Z. Wang, S. Xia, K. Sapre, J. Hua, A. Chan, G. Mori, B. Linke, Robust TSV via-middle and via-reveal process integration accomplished through characterization and management of sources of variation, in *2012 I.E. 62nd Electronic Components and Technology Conference*, pp. 787–793. doi:[10.1109/ECTC.2012.6248922](https://doi.org/10.1109/ECTC.2012.6248922)
  46. E. Beyne, Reliable via-middle copper through-silicon via technology for 3-D integration. *IEEE Trans. Compon. Packag. Manuf. Technol.* **6**(7), 983–992 (2016). doi:[10.1109/TCPMT.2015.2495166](https://doi.org/10.1109/TCPMT.2015.2495166)
  47. S.W. Yoon, D.J. Na, K.T. Kang, W.K. Choi, C.B. Yong, Y.C. Kim, P.C. Marimuthu, TSV MEOL (Mid-End-Of-Line) and its assembly/packaging technology for 3D/2.5D solutions, in *ICEP-IAAC 2012 Proceedings*, pp. 1–5
  48. K.-W. Lee, H. Hashimoto, M. Onishi, Y. Sato, M. Murugesan, J.-C. Bea, T. Fukushima, T. Tanaka, M. Koyanagi, A resilient 3D stacked multicore processor fabricated using

- die-level 3D integration and backside TSV technologies. in *Proceedings of the 64th Electronic Components and Technology Conference (ECTC)*, pp. 304–308, May 2014
49. M.-J. Tsai, Overview of ITRI's TSV technology, in *7th Annual SEMATECH Symposium Japan*, June 2011, [http://www.sematech.org/meetings/archives/symposia/9237/Session%205%203D%20interconnect/1%20MJ\\_Tsai\\_ITRI.pdf](http://www.sematech.org/meetings/archives/symposia/9237/Session%205%203D%20interconnect/1%20MJ_Tsai_ITRI.pdf)
  50. H. Ikeda, Heterogeneous 3D stacking technology developments in ASET, in *CPMT Symposium Japan, 2012 2nd IEEE*, 2012, pp. 1–4. doi:[10.1109/ICSJ.2012.6523453](https://doi.org/10.1109/ICSJ.2012.6523453)
  51. H.B. Chang, H.Y. Chen, P.C. Kuo, C.H. Chien, E.B. Liao, T.C. Lin, T.S. Wei, Y.C. Lin, Y.H. Chen, K.F. Yang, H.A. Teng, W.C. Tsai, Y.C. Tseng, S.Y. Chen, C.C. Hsieh, M.F. Chen, Y.H. Liu, T.J. Wu, S.Y. Hou, W.C. Chiou, S.P. Jeng, C.H. Yu, High-aspect ratio through silicon via (TSV) technology, in *2012 Symposium on VLSI Technology Digest of Technical Papers*, pp. 173–174
  52. P. Lindner, V. Dragoi, T. Glinsner, C. Schaefer, R. Islam, 3D interconnect through aligned wafer level bonding, in *Proceedings of the 52nd Electronic Components and Technology Conference (ECTC)*, pp. 1439–1443, May 2002
  53. T. Ohba, Wafer level three-dimensional integration (#DI) using bumpless TSV interconnects for tera-scale generation, in *2013 IEEE*, 2013, pp. 1–4
  54. Q. Chen, D. Zhang, Z. Wang, L. Liu, J.J.-Q. Lu, Chip-to-wafer (C2W) 3D integration with well-controlled template alignment and wafer-level bonding, in *Proceedings of the 61st Electronic Components and Technology Conference (ECTC)*, pp. 1–6, May 2011
  55. W.K. Choi, C.S. Premchandran, L. Xie, S.C. Ong, J.H. He, G.J. Yap, A. Yu, A novel die to wafer (D2W) collective bonding method for MEMs and electronics a heterogeneous 3D integration, in *Proceedings of the 60th Electronic Components and Technology Conference (ECTC)*, pp. 829–833, May 2010
  56. K. Sakuma, P.S. Andy, C.K. Tsang, S.L. Wright, B. Dang, C.S. Patel, B.C. Webb, J. Maria, E.J. Sprogis, S.K. Kang, R.J. Polastre, R.R. Horton, J.U. Knockerbocker, 3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections. *IBM J. Res. Dev.* **52**(6), 611–622 (2008)

3D Microelectronic Packaging

From Fundamentals to Applications

Li, Y.; Goyal, D. (Eds.)

2017, IX, 463 p. 331 illus., 253 illus. in color., Hardcover

ISBN: 978-3-319-44584-7