

Contents

1	Introduction	1
1.1	About this Book	3
2	Sampling	5
2.1	Sampling in Time and Frequency	5
2.1.1	Sampling Signals	7
2.2	Sampling Limits	11
2.2.1	Nyquist Criterion	11
2.2.2	Alias Filter	13
2.2.3	Getting Around Nyquist?	18
2.3	Modulation and Chopping	19
2.3.1	Modulation	19
2.3.2	Down-Sampling	20
2.3.3	Subsampling and Decimation	22
2.3.4	Chopping	23
2.4	Reconstruction of Sampled Data	26
2.5	Noise	29
2.5.1	Sampling of Noise	30
2.6	Jitter	35
2.6.1	Jitter of the Sampling Pulse	35
2.6.2	Phase-Noise and Jitter	41
2.6.3	Optical Sampling	44
2.7	Time-Discrete Filtering	44
2.7.1	FIR Filters	44
2.7.2	Half-Band Filters	51
2.7.3	IIR Filters	52
3	Sample and Hold	57
3.1	Track-and-Hold and Sample-and-Hold Circuits	57
3.2	Artifacts	59
3.3	Capacitor and Switch Implementations	63
3.3.1	Capacitor	63

3.3.2	Switch Topologies	63
3.3.3	High Voltages	66
3.3.4	CMOS Bootstrap Techniques	67
3.3.5	Bottom Plate Sampling	70
3.4	Track-and-Hold Circuit Topologies	71
3.4.1	Buffering the Hold Capacitor	71
3.4.2	Basic T&H Configurations	73
3.4.3	Switched-Capacitor T&H Circuits	75
3.4.4	Flip-Around T&H Circuit	76
3.4.5	Offset and Noise in Flip-Around Circuits	77
3.4.6	Amplifying T&H Circuit	80
3.4.7	Correlated Double Sampling	83
3.4.8	Bipolar T&H Circuit	84
3.4.9	Distortion and Noise	86
4	Quantization	91
4.1	Resolution	91
4.2	Quantization Error	94
4.2.1	One-Bit Quantization	94
4.2.2	2-6 Bit Quantization	94
4.2.3	7-Bit and Higher Quantization	97
4.3	Signal-to-Quantization Noise	99
4.3.1	SN_QR	99
4.3.2	Related Definitions	101
4.3.3	Non-uniform Quantization	103
4.3.4	Dither	104
4.4	Linearity	106
4.4.1	Integral Linearity	106
4.4.2	Differential Linearity	108
4.5	Modeling INL and DNL	110
4.6	Figure of Merit	115
4.6.1	Schreier Figure of Merit	115
4.6.2	Walden Figure of Merit	117
4.6.3	Digital-to-Analog Converter Figure of Merit	122
4.6.4	Nyquist and Oversampled Architectures	122
5	Accuracy	125
5.1	Variability	125
5.2	Deterministic Offsets	127
5.2.1	Offset Caused by Electrical Differences	128
5.2.2	Capacitors	129
5.2.3	Resistors	131
5.2.4	Offset Caused by Lithography	134
5.2.5	Proximity Effects	135
5.2.6	Implantation Related Effects	137
5.2.7	Temperature Gradients	139

5.2.8	Offset Caused by Stress	140
5.2.9	Issues with Wiring	144
5.2.10	Offset Mitigation	144
5.3	Random Matching	147
5.3.1	Random Fluctuations in Devices	147
5.3.2	Probability Density Function	150
5.3.3	Functions of Statistical Variables	151
5.3.4	MOS Threshold Mismatch	153
5.3.5	Current Mismatch in Strong and Weak Inversion	156
5.3.6	Mismatch for Various Processes	160
5.3.7	Application to Other Components	164
5.3.8	Modeling Remarks	166
5.4	Consequences for Design	167
5.4.1	Analog Design	168
5.4.2	Digital Design	170
5.4.3	Drift	172
5.4.4	Limits of Power and Accuracy	173
6	Reference Circuits	177
6.1	General Requirements	177
6.2	Band-Gap Voltage Reference Circuits	179
6.2.1	Principle	179
6.2.2	Artifacts of the Standard Circuit	184
6.2.3	Bipolar Band-Gap Circuit	185
6.2.4	CMOS Band-Gap Circuit	187
6.2.5	Error Sources in Band-Gap Reference Sources	191
6.2.6	Alternatives to Offset-Error Multiplication	192
6.2.7	Low-Voltage Band-Gap Circuits	194
6.2.8	Second Order Compensation	196
6.3	Alternative References	198
6.3.1	DTMOST Reference Circuit	198
6.3.2	Technological Options	199
7	Digital-to-Analog Conversion	203
7.1	Representations	204
7.1.1	Digital Representation	204
7.1.2	Unary Representation	206
7.1.3	Binary Representation	207
7.1.4	Segmentation	209
7.1.5	Unary: INL and DNL	209
7.1.6	Binary: INL and DNL	213
7.1.7	Segmented: INL and DNL	216
7.1.8	Architectures in the Physical Domain	218
7.2	Digital-to-Analog Conversion in the Voltage Domain	219
7.2.1	Resistor Strings	219
7.2.2	Dynamic Behavior of the Resistor Ladder	221

7.2.3	Practical Issues in Resistor Ladders	222
7.2.4	Accuracy in Resistors Strings	224
7.2.5	R-2R Ladders	227
7.2.6	Accuracy in R-2R Structures.....	228
7.2.7	Implementation of a Video Resistor-Ladder Digital-to-Analog Converter	230
7.3	Digital-to-Analog Conversion in the Current Domain.....	235
7.3.1	Buffered Current Domain Digital-to-Analog Converters .	235
7.3.2	Current Steering Digital-to-Analog Converter	238
7.3.3	Matrix Decoding.....	243
7.3.4	Current Cell	245
7.3.5	Performance Limits.....	252
7.3.6	Comparison Between Current Source and Resistor String Digital-to-Analog Conversion	253
7.3.7	Semi-Digital Filter/Converters	255
7.4	Digital-to-Analog Conversion in the Charge Domain	257
7.4.1	Switched Capacitor Digital-to-Analog Conversion	257
7.4.2	Bridge Capacitor.....	260
7.4.3	Algorithmic Digital-to-Analog Converter	262
7.4.4	Diophantic Digital-to-Analog Converter	264
7.5	Digital-to-Analog Conversion in the Time Domain	267
7.5.1	1-Bit Digital-to-Analog Converter	267
7.5.2	Time-Domain Signals	267
7.5.3	Class-D Amplifiers	271
7.6	Methods to Improve Accuracy.....	272
7.6.1	Current Calibration	274
7.6.2	Dynamic Element Matching	275
7.6.3	Data-Weighted Averaging	277
8	Nyquist Analog-to-Digital Conversion	285
8.1	Comparator	287
8.1.1	Pre-amplification	290
8.1.2	Latch	292
8.1.3	Metastability and Bit-Error Rate	293
8.1.4	Accuracy	295
8.1.5	Noise	296
8.1.6	Kick-Back.....	297
8.1.7	Hysteresis	298
8.1.8	Comparator Schematics	300
8.1.9	Calibrated Comparators	305
8.1.10	Track-and-Hold Plus Comparator.....	308
8.2	Flash Converters.....	309
8.2.1	Ladder Implementation.....	312
8.2.2	Comparator Random Mismatch.....	313
8.2.3	Decoder: Thermometer	319

8.2.4	Decoder: Gray-Code	321
8.2.5	Decoder: Wallace	322
8.2.6	Averaging and Interpolation	323
8.2.7	Frequency Dependent Mismatch	325
8.2.8	Technology Scaling for Flash Converters	326
8.2.9	Folding Converter	327
8.2.10	Digital Output Power	330
8.2.11	Mismatch Dominated Conversion	331
8.3	Subranging Methods	333
8.3.1	Overrange	335
8.3.2	Monkey-Switching	336
8.4	1-Bit Pipeline Analog-to-Digital Converters	341
8.4.1	Multiplying Digital-to-Analog Converter	343
8.4.2	Error Sources in Pipeline Converters	346
8.4.3	Multiply-by-Two Errors	347
8.4.4	Reduced Radix Converters with Digital Calibration	352
8.5	1.5 Bit Pipeline Analog-to-Digital Converter	354
8.5.1	Redundancy	356
8.5.2	Design of an MDAC Stage	357
8.5.3	Multi-Bit MDAC Stage	360
8.5.4	Pipeline Variants: Opamp Sharing	364
8.5.5	Pipeline Variants: S&H-Less	365
8.5.6	Pipeline Variants: Remove Opamp	366
8.6	Successive Approximation Converters	367
8.6.1	A Simple View	367
8.6.2	Charge-Redistribution Conversion	369
8.6.3	Bridge Capacitor	372
8.6.4	Speed, Noise, and Kick-Back	375
8.6.5	Accuracy and Redundancy	377
8.6.6	Energy	382
8.6.7	Alternative Successive-Approximation Analog-to-Digital Converter	384
8.7	Algorithmic Converters	386
8.8	Linear Approximation Converters	391
8.9	Other Conversion Proposals	395
8.9.1	Level-Crossing Analog-to-Digital Conversion	395
8.9.2	Feed-Back Asynchronous Conversion	397
8.9.3	Time-Related Conversion	398
8.9.4	Vernier/Nonius Principle	400
8.9.5	Floating-Point Converter	401
9	Time-Interleaving	405
9.1	The Need for Time-Interleaving	405
9.1.1	Time-Domain Interleaving	406
9.1.2	Frequency Domain View	409

9.2	Input Sampling	411
9.2.1	Distribution	411
9.2.2	$1\times$ Buffer.....	414
9.2.3	Track-and-Hold Implementations.....	416
9.3	Time-Interleaving Errors	417
9.3.1	Random Offsets Between Channels	418
9.3.2	Random Gain Differences Between Channels	421
9.3.3	Input Sampling Errors	423
9.3.4	Bandwidth Differences	426
9.3.5	Reconstruction Errors	428
9.4	Time-Interleaving Architectures	429
9.4.1	Ping-Pong Architecture	429
9.4.2	Low N_{int}	432
9.4.3	High N_{int}	433
9.4.4	Two-Stage Interleaving	434
9.5	Frequency Multiplexing.....	437
9.6	A Comparison	438
10	Sigma-Delta Modulation	441
10.1	Oversampling	441
10.1.1	Oversampling in Analog-to-Digital Conversion	441
10.1.2	Oversampling in Digital-to-Analog Conversion	443
10.2	Noise Shaping	445
10.2.1	Higher-Order Noise Shaping.....	449
10.3	Sigma-Delta Modulation	452
10.3.1	A Quantizer in a Feedback Loop	452
10.3.2	Linearization	455
10.4	Time-Discrete Sigma-Delta Modulation	458
10.4.1	First Order Modulator	459
10.4.2	Second Order Modulator	460
10.4.3	Cascade of Integrators in Feedback or Feed-Forward	462
10.4.4	Circuit Design Considerations	466
10.4.5	Overload	467
10.4.6	Cascaded Sigma-Delta Modulator	469
10.4.7	Sigma-Delta Digital-to-Analog Conversion	472
10.4.8	Cascaded Digital-to-Analog Conversion	473
10.4.9	Decimation	474
10.5	Time-Continuous Sigma-Delta Modulation.....	477
10.5.1	First Order Modulator	477
10.5.2	Higher-Order Sigma-Delta Converters	481
10.5.3	Digital-to-Analog Conversion in the Loop	486
10.5.4	Excess Loop Delay in Time-Continuous Sigma-Delta Conversion	488
10.5.5	Meta-Stability.....	489

10.5.6	Latency	490
10.5.7	Filter Implementations	490
10.6	Time-Discrete and Time-Continuous Sigma-Delta Conversion	492
10.7	Multi-Bit Sigma-Delta Conversion	496
10.8	Various Forms of Sigma-Delta Modulation	499
10.8.1	Complex Sigma-Delta Modulation	499
10.8.2	Asynchronous Sigma-Delta Modulation	499
10.8.3	Input Feed-Forward Modulator	500
10.8.4	Bandpass Sigma-Delta Converter	501
10.8.5	Sigma-Delta Loop with Noise-Shaping	503
10.8.6	Incremental Sigma-Delta Converter	503
11	Characterization and Specification	507
11.1	Test Hardware	508
11.2	Measurement Methods	511
11.2.1	INL and DNL	511
11.2.2	Harmonic Behavior	515
11.3	Special Measurements	518
11.3.1	Noise	518
11.3.2	Bit Error Rate	519
11.3.3	Multi-Tone Power Ratio	519
11.3.4	Differential Gain and Differential Phase	520
11.3.5	Self-Testing	522
	Bibliography	525
	Index	543



<http://www.springer.com/978-3-319-44970-8>

Analog-to-Digital Conversion

Pelgrom, M.

2017, XXVII, 548 p. 506 illus., 287 illus. in color.,

Hardcover

ISBN: 978-3-319-44970-8