

Contents

1 Solid State Drives (SSDs)	1
Rino Micheloni and Luca Crippa	
1.1 Introduction	1
1.2 SSD's Architecture	2
1.3 Flash Controller	4
1.4 Wear Leveling	4
1.5 Garbage Collection	6
1.6 Bad Block Management	7
1.7 Error Correction Code (ECC)	8
1.8 SSD's Interfaces	8
1.9 SAS and SATA	8
1.10 PCI-Express	10
1.11 The Need for High Speed Interfaces	12
References	16
2 NAND Flash Memories	19
Rino Micheloni and Luca Crippa	
2.1 Introduction	19
2.2 NAND Flash Array	20
2.3 Flash Basic Operations	22
2.3.1 Read	22
2.3.2 Program	24
2.3.3 Erase	26
2.4 NAND Flash Memory Map	27
2.5 NAND Commands	28
2.5.1 Read Operation	29
2.5.2 Program Operation	33
2.5.3 Erase Operation	35
2.6 Synchronous Operations	37
References	39

3	SSDEplorer: A Virtual Platform for SSD Simulations	41
	Lorenzo Zuolo, Cristian Zambelli, Rino Micheloni and Piero Olivo	
3.1	SSD Simulators	43
3.2	SSDEplorer at a Glance	45
3.2.1	Modeling Strategy	45
3.2.2	Available Models in SSDEplorer	45
3.3	FTL Simulations	52
3.3.1	FTL	52
3.3.2	WAF Model	53
3.3.3	FTL Versus WAF Model	54
3.4	Performance Comparison with Real SSD Platforms	57
3.4.1	Consumer SSD	57
3.4.2	NVRAM Card	59
3.5	Simulation Speed	60
3.6	User Interface and WEB-Based Architecture	61
	References	64
4	Design Trade-Offs for NAND Flash-Based SSDs	67
	Lorenzo Zuolo, Cristian Zambelli, Alessia Marelli, Rino Micheloni and Piero Olivo	
4.1	Design for Maximum Performance	68
4.2	Design for Minimum Latency	70
4.3	Performance/Reliability Trade-Off	73
4.3.1	Read Retry	74
4.3.2	LDPC Soft Decision	83
	References	95
5	Resistive RAM Technology for SSDs	99
	Cristian Zambelli and Piero Olivo	
5.1	Introduction	99
5.2	Basic Principles and Operations of RRAM Cells	100
5.2.1	Forming Operation	101
5.2.2	Set and Reset Operation	103
5.3	Reliability and Performance of RRAM Cells	104
5.3.1	Intra-cell Variability	105
5.3.2	Inter-cell Variability	105
5.3.3	Endurance	106
5.3.4	Data Retention	109
5.3.5	Random Telegraph Noise and Current Instabilities	111
5.4	RRAM Integration: Architectural Solutions	112
5.4.1	True Cross-Point Arrays	113
5.4.2	1T-1R, 1D-1R, and 1S-1R Arrays	115
5.4.3	3D RRAM Array Options: 1T-nR and VRRAM	116

5.5	Typical Disturbs in RRAM Technology	118
	References.	120
6	Simulations of RRAM-Based SSDs	123
	Lorenzo Zuolo, Cristian Zambelli, Rino Micheloni and Piero Olivo	
6.1	All-RRAM SSD Architecture	124
6.1.1	Page Size Versus Queue Depth.	126
6.1.2	Design Space Exploration of All-RRAM SSDs.	131
	References.	137
7	Simulation of SSD’s Power Consumption	139
	Lorenzo Zuolo, Cristian Zambelli, Luca Crippa, Rino Micheloni and Piero Olivo	
7.1	Accurate Estimate of the Actual SSD Power Consumption	140
7.2	Optimization of SSD’s Power Consumption.	145
	References.	150
8	Simulations of the Software-Defined Flash	153
	Lorenzo Zuolo, Cristian Zambelli, Rino Micheloni and Piero Olivo	
8.1	The Open-Channel Architecture	155
8.2	Simulation Model.	155
8.3	FTL Versus HB-FTL	159
8.4	MPPA and HB-FTL.	160
	References.	164
Index	167

Solid-State-Drives (SSDs) Modeling

Simulation Tools & Strategies

Micheloni, R. (Ed.)

2017, XIII, 170 p. 154 illus., 58 illus. in color., Hardcover

ISBN: 978-3-319-51734-6