

Contents

1	FPGA-based Convolutions for Wireless Communications	1
1.1	Emerging Trends in Wireless Communications	1
1.2	Convolutions in Wireless Communications.	3
1.3	FPGAs in Wireless Communications	4
	References.	4
2	FPGA and Digital Signal Processing	5
2.1	Introduction	5
2.2	State-of-the-Art FPGAs	6
2.2.1	From Glue Logic to Scalable Computing Platform	6
2.2.2	From Control Logic to High-Speed Parallel Processing	7
2.2.3	From VHDL Design to Dense IP-Cores Integration	8
2.3	FPGA-based DSP Basics	10
2.3.1	Fixed-Point Representation	10
2.3.2	Two's Complement Binary Arithmetic Basic	12
2.3.3	Real Number and Complex Number	13
2.3.4	Data Sampling Rate and Processing Rate	15
2.3.5	Accuracy and Complexity	16
2.3.6	Dynamic Processing Range and Overflow	17
2.4	FPGA-based DSP System Design	18
2.4.1	Self-contained Modular Design Strategy	18
2.4.2	Time-Space Trade-off Implementation Strategy	19
2.4.3	Model-based Design Flow Using System Generator	20
2.4.4	Overview of MATLAB and Simulink in FPGA DSP Design	21
2.5	Conclusions	23
	References.	23

3	FPGA-based Linear Convolution	25
3.1	Introduction	25
3.2	Linear Convolution Basics	25
3.2.1	Time Domain Perspective	27
3.2.2	Frequency Domain Perspective	28
3.2.3	Static and Dynamic Processing	30
3.3	FPGA Implementation Architectures	31
3.3.1	Fully-Parallel Architecture	31
3.3.2	Fully-Serial Architecture	34
3.3.3	Semi-Parallel Architecture	36
3.3.4	Architecture Comparison	38
3.4	Applications in Wireless Communications	39
3.4.1	Digital Up Conversion and Digital Down Conversion	39
3.4.2	Frequency Pre-equalization and Post-equalization	44
3.4.3	Poly-phase Filter-based Interpolation for RF-DAC	47
3.5	Conclusions	49
	References	50
4	FPGA-based Nonlinear Convolution	51
4.1	Introduction	51
4.2	Nonlinear Convolution Basics	51
4.2.1	Time Domain Perspective	53
4.2.2	Frequency Domain Perspective	55
4.2.3	Static and Dynamic Processing	57
4.3	FPGA Implementation Architectures	58
4.3.1	Model Simplifications and Variations	60
4.3.2	Direct Synthesizable Architecture	64
4.3.3	LUT-Assisted Architecture	66
4.3.4	Architecture Comparison	69
4.4	Applications in Wireless Communications	72
4.4.1	Nonlinear Modelling of RF Power Amplifiers	73
4.4.2	Digital Predistortion in Modern RF Front Ends	77
4.5	Conclusions	82
	References	82
5	Advanced FPGA-based Fast Linear Convolution	85
5.1	Introduction	85
5.2	SISO-Fast Linear Convolution	86
5.2.1	Overlap Save Approach	87
5.2.2	Overlap Add Approach	89
5.2.3	FFT Basis	90
5.2.4	SISO-FLC Complexity	93

5.3	MIMO-Fast Linear Convolution	96
5.3.1	From SISO to MIMO	97
5.3.2	Unit Decomposition and Sub-function Sharing	99
5.3.3	Buffered Segment-Level Interleaving and De-interleaving	101
5.3.4	Time-Space 2D Signal Processing.	103
5.4	Compact MIMO-FLC FPGA IP-Core.	106
5.4.1	Main Parameters and Building Elements.	106
5.4.2	Data Path and Coefficient Path	107
5.4.3	System Top Module	107
5.4.4	Input Buffer Stage.	110
5.4.5	FFT Processing Stage	112
5.4.6	E-CM Processing Stage.	113
5.4.7	Aggregation Stage.	115
5.4.8	IFFT Processing Stage	116
5.4.9	Output Buffer Stage	116
5.5	Extended MIMO-FLC FPGA IP-Core	118
5.5.1	Scalability Exploration	118
5.5.2	Flexibility Exploration.	119
5.6	Applications in Wireless Communications	121
5.6.1	Spatial Multiplexing Filter Bank for Massive MIMO System	122
5.6.2	Simplified Baseband Equivalent MIMO Channel Emulator	125
5.7	Conclusions	127
	References.	127
6	FPGA-based DSP System Verification	129
6.1	Introduction	129
6.2	Verification Platforms.	129
6.2.1	Simulink-based Pre-synthesize Functionality Verification Platform.	130
6.2.2	Matlab-Assisted FPGA Post-implementation Verification Platform	132
6.3	Verification at the System Level.	133
6.3.1	Top Level Thinking	134
6.3.2	Data Source Module Design	134
6.3.3	Reference Model Module Design	135
6.3.4	DSP IP-Core Module Design	136
6.3.5	Performance Evaluation Module Design	137
6.4	Verification at the Chip Level	138
6.4.1	SW and HW Co-operated Test-Bench Design.	140
6.4.2	Test-Bench SW Design in MATLAB	141
6.4.3	Test-Bench Reconfigurable HW Design in FPGA.	144

- 6.4.4 Verification Stage-1: Test-Bench Self-loop Tests 146
- 6.4.5 Verification Stage-2: Designed
IP-Core in-the-Loop Test 147
- 6.4.6 Verification Stage-3: Whole System in-the-Loop Test. . . . 148
- 6.5 Conclusions 150
- References. 150

FPGA-based Digital Convolution for Wireless
Applications

Guan, L.

2017, XVII, 151 p. 128 illus., 61 illus. in color.,
Hardcover

ISBN: 978-3-319-51999-9