

Contents

1	Introduction	1
1.1	Circuit Simulation	1
1.1.1	Mathematical Formulation	3
1.1.2	LU Factorization	4
1.1.3	Simulation Flow	6
1.2	Challenges of Parallel Circuit Simulation	7
1.2.1	Device Model Evaluation	8
1.2.2	Sparse Direct Solver	8
1.2.3	Theoretical Speedup	9
1.3	Focus of This Book	11
	References	11
2	Related Work	13
2.1	Direct Parallel Methods	13
2.1.1	Parallel Direct Matrix Solutions	14
2.1.2	Parallel Iterative Matrix Solutions	19
2.2	Domain Decomposition	22
2.2.1	Parallel BBD-Form Matrix Solutions	22
2.2.2	Parallel Multilevel Newton Methods	24
2.2.3	Parallel Schwarz Methods	25
2.2.4	Parallel Relaxation Methods	26
2.3	Parallel Time-Domain Simulation	28
2.3.1	Parallel Numerical Integration Algorithms	28
2.3.2	Parallel Multi-Algorithm Simulation	30
2.3.3	Time-Domain Partitioning	31
2.3.4	Matrix Exponential Methods	32
2.4	Hardware Acceleration Techniques	33
2.4.1	GPU Acceleration	33
2.4.2	FPGA Acceleration	34
	References	35

3 Overall Solver Flow	43
3.1 Overall Flow	44
3.2 Pre-analysis	46
3.2.1 Zero-Free Permutation/Static Pivoting	46
3.2.2 Matrix Ordering	48
3.2.3 Symbolic Factorization	50
3.3 Numerical Full Factorization	52
3.3.1 Symbolic Prediction	53
3.3.2 Numerical Update	54
3.3.3 Partial Pivoting	56
3.3.4 Pruning	56
3.4 Numerical Re-factorization	58
3.4.1 Factorization Method Selection	58
3.5 Right-Hand-Solving	60
3.5.1 Forward/Backward Substitutions	60
3.5.2 Iterative Refinement	60
References	62
4 Parallel Sparse Left-Looking Algorithm	63
4.1 Parallel Full Factorization	63
4.1.1 Data Dependence Representation	64
4.1.2 Task Scheduling	64
4.1.3 Algorithm Flow	70
4.1.4 Implementation Details	72
4.2 Parallel Re-factorization	74
4.2.1 Data Dependence Representation	74
4.2.2 Task Scheduling	75
4.2.3 Algorithm Flow	76
4.2.4 Implementation Details	77
References	78
5 Improvement Techniques	79
5.1 Map Algorithm	79
5.1.1 Motivation	80
5.1.2 Map Definition and Construction	81
5.1.3 Sequential Map Re-factorization	82
5.1.4 Parallel Map Re-factorization	84
5.2 Supernodal Algorithm	84
5.2.1 Motivation	85
5.2.2 Supernode Definition and Storage	85
5.2.3 Supernodal Full Factorization	86
5.2.4 Supernodal Re-factorization	90

5.3	Fast Full Factorization	94
5.3.1	Motivation and Pivoting Reduction.	94
5.3.2	Sequential Fast Full Factorization	96
5.3.3	Parallel Fast Full Factorization	97
	References.	98
6	Test Results	99
6.1	Experimental Setup.	99
6.2	Performance Metric	101
6.2.1	Speedups.	101
6.2.2	Performance Profile.	101
6.3	Results of Benchmark Test.	102
6.3.1	Comparison of Different Algorithms.	102
6.3.2	Relative Speedups.	104
6.3.3	Speedups.	107
6.3.4	Other Comparisons	109
6.4	Results of Simulation Test	114
	References.	116
7	Performance Model	117
7.1	DAG-Based Performance Model	117
7.2	Results and Analysis	121
7.2.1	Theoretical Maximum Relative Speedup.	121
7.2.2	Predicted Relative Speedup.	122
7.2.3	Bottleneck Analysis.	123
8	Conclusions	125
	Reference	126
	Index	127

Parallel Sparse Direct Solver for Integrated Circuit
Simulation

Chen, X.; Wang, Y.; Yang, H.

2017, IX, 129 p. 51 illus., 43 illus. in color., Hardcover

ISBN: 978-3-319-53428-2