

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	The Evolution of 2.5D ICs	1
1.1.1	3D ICs: A Paradigm Shift from Traditional Integrated Circuits	1
1.1.2	2.5D ICs: An Alternative to 3D ICs	2
1.2	Research Challenges and Motivation	4
1.2.1	Pre-bond Interposer Testing	4
1.2.2	Lack of Test Access	5
1.2.3	Limited Ability for At-Speed Testing	5
1.2.4	High-Density I/O Ports and Interconnects	6
1.2.5	Reduced Number of Test Pins	6
1.2.6	High Power Consumption	6
1.3	Emerging Solutions for the Testing of 2.5D ICs	7
1.4	Outline of the Book	12
	References	14
<b>2</b>	<b>Pre-bond Testing of the Silicon Interposer</b>	<b>17</b>
2.1	Background	18
2.2	Proposed Test Architecture and Procedures	19
2.2.1	Definition of Die Footprint	19
2.2.2	Test Architecture	20
2.2.3	Assembly and Test Flow	23
2.2.4	Test Procedures	24
2.2.5	Weighted Critical Area	27
2.3	Test-Path Design	28
2.3.1	Optimization Problem	28
2.3.2	Proposed Algorithm	32
2.4	Experimental Results	37
2.4.1	Testing the Horizontal Interconnects	37

2.4.2	Testing for Vertical Interconnects . . . . .	39
2.4.3	Evaluation of the Test-Path Design Method . . . . .	41
2.5	Conclusion . . . . .	47
	References . . . . .	47
<b>3</b>	<b>Post-bond Scan-Based Testing of Interposer Interconnects . . . . .</b>	<b>49</b>
3.1	Problem Statement . . . . .	50
3.2	Proposed Test Architecture . . . . .	51
3.3	Test Application . . . . .	53
3.3.1	Open/Short-Defect Testing . . . . .	54
3.3.2	Delay-Defect Testing . . . . .	54
3.3.3	Test Structures for Bi-directional I/Os . . . . .	58
3.4	Integration with IEEE 1149.1 . . . . .	60
3.5	Simulation Results . . . . .	66
3.5.1	Detection Capability for Open Defects . . . . .	66
3.5.2	Detection Capability for Short Defects . . . . .	69
3.5.3	Detection Capability for Delay Defects . . . . .	70
3.5.4	Architecture Simulation . . . . .	75
3.5.5	Area Overhead . . . . .	78
3.6	Conclusion . . . . .	79
	References . . . . .	79
<b>4</b>	<b>Test Architecture and Test-Path Scheduling . . . . .</b>	<b>81</b>
4.1	Proposed Test Architecture . . . . .	82
4.1.1	Boundary-Scan Structure . . . . .	82
4.1.2	Modified TAP Controller . . . . .	83
4.1.3	Boundary-Scan Cells and Circuit Block . . . . .	85
4.1.4	Test Procedures . . . . .	88
4.2	Test-Path Design and Scheduling . . . . .	89
4.2.1	Structure of Additional Test Paths . . . . .	91
4.2.2	Minimization of Total Interconnect Test Cost . . . . .	92
4.2.3	Optimization in Alternative Scenarios . . . . .	94
4.2.4	Placement of Dies on the Test Path . . . . .	95
4.3	Simulation Results . . . . .	98
4.3.1	Test Architecture Simulation Results . . . . .	98
4.3.2	Case Study . . . . .	100
4.3.3	Area Overhead . . . . .	101
4.3.4	Test-Path Design and Scheduling Results . . . . .	102
4.4	Conclusion . . . . .	107
	References . . . . .	107
<b>5</b>	<b>Built-In Self-Test . . . . .</b>	<b>109</b>
5.1	Related Prior Work . . . . .	110
5.2	Proposed BIST Architecture . . . . .	110

5.3	BIST Components . . . . .	113
5.3.1	Self-configuration of the In-BSC . . . . .	113
5.3.2	Pattern Generator . . . . .	114
5.3.3	Response Compactor . . . . .	117
5.3.4	BIST Controller . . . . .	119
5.4	Test Scheduling and Optimization . . . . .	121
5.5	Simulation Results . . . . .	125
5.5.1	BIST Architecture Simulation. . . . .	125
5.5.2	Case Study . . . . .	126
5.5.3	Overhead Analysis . . . . .	128
5.5.4	Test Scheduling Results . . . . .	129
5.6	Conclusion. . . . .	132
	References . . . . .	132
<b>6</b>	<b>ExTest Scheduling and Optimization . . . . .</b>	<b>135</b>
6.1	Problem Statement. . . . .	136
6.2	Test Architecture and Current Solution . . . . .	137
6.3	Proposed Scheduling Strategies . . . . .	140
6.3.1	Scheduling Strategy for SoC Dies with Dedicated Wrappers . . . . .	140
6.3.2	Scheduling Strategy for Extremely Large SoC Dies . . . . .	142
6.4	Schedule Optimization . . . . .	146
6.4.1	Sharing of Inputs . . . . .	146
6.4.2	Output Removal . . . . .	148
6.5	Subgroup Configuration . . . . .	149
6.5.1	Independent Subgroup Configuration . . . . .	150
6.5.2	Dependent Subgroup Configuration . . . . .	151
6.6	Experimental Results . . . . .	153
6.6.1	Compression Ratio Analysis. . . . .	154
6.6.2	Scheduling Results . . . . .	156
6.6.3	Optimization Results . . . . .	158
6.6.4	Run-Time Analysis. . . . .	160
6.7	Conclusion. . . . .	160
	References . . . . .	161
<b>7</b>	<b>A Programmable Method for Low-Power Scan Shift in SoC Dies . . . . .</b>	<b>163</b>
7.1	Problem Statement. . . . .	164
7.2	Related Prior Work and Shift-Clock Staggering . . . . .	164
7.2.1	Low-Power Testing . . . . .	165
7.2.2	Principle of Shift-Clock Staggering . . . . .	165
7.3	Optimization Problem and Exact Solution . . . . .	167
7.4	Proposed Heuristic Algorithm . . . . .	169

- 7.5 Experimental Results . . . . . 171
  - 7.5.1 Assignment Results . . . . . 171
  - 7.5.2 Evaluation of Shift-Clock Staggering
    - Using Silicon Data . . . . . 174
- 7.6 Conclusion . . . . . 177
- References . . . . . 178
- 8 Conclusions . . . . . 179**
  - 8.1 Book Summary . . . . . 179
  - 8.2 Future Directions . . . . . 180
  - References . . . . . 182

Testing of Interposer-Based 2.5D Integrated Circuits

Wang, R.; Chakrabarty, K.

2017, XIV, 182 p. 118 illus., 102 illus. in color.,

Hardcover

ISBN: 978-3-319-54713-8