

# Contents

|          |                                                                                           |    |
|----------|-------------------------------------------------------------------------------------------|----|
| <b>1</b> | <b>Introduction</b>                                                                       | 1  |
| 1.1      | Introduction of Microfluidic Biochip Platforms                                            | 2  |
| 1.2      | Overview of Flow-Based Microfluidic Biochips                                              | 6  |
| 1.2.1    | Structure and Fabrication                                                                 | 7  |
| 1.2.2    | Components                                                                                | 8  |
| 1.2.3    | Applications                                                                              | 12 |
| 1.3      | Challenges and Motivation                                                                 | 15 |
| 1.3.1    | Design Automation                                                                         | 16 |
| 1.3.2    | Contamination Removal                                                                     | 16 |
| 1.3.3    | Defects and Erroneous Operations                                                          | 17 |
| 1.4      | Outline of the Book                                                                       | 19 |
|          | References                                                                                | 20 |
| <b>2</b> | <b>Control-Layer Optimization</b>                                                         | 25 |
| 2.1      | Motivation and Related Prior Work                                                         | 26 |
| 2.2      | Problem Description, Design Requirements, and Challenges                                  | 26 |
| 2.2.1    | Pressure-Propagation Delay                                                                | 26 |
| 2.2.2    | Requirements in Control-Layer Design                                                      | 27 |
| 2.2.3    | Valve Addressing                                                                          | 30 |
| 2.2.4    | Routing of Control Channels                                                               | 33 |
| 2.2.5    | Placement of Control Pins                                                                 | 34 |
| 2.2.6    | Relationship Between Control-Layer Optimization<br>and Clock-Tree Design in VLSI Circuits | 34 |
| 2.3      | Problem Formulation                                                                       | 35 |
| 2.4      | Algorithm Design                                                                          | 36 |
| 2.4.1    | Routing Algorithm 1                                                                       | 37 |
| 2.4.2    | Routing Algorithm 2                                                                       | 41 |
| 2.5      | Experimental Results                                                                      | 45 |
| 2.5.1    | Experiments with Two Fabricated Biochips                                                  | 46 |
| 2.5.2    | Experiments with Synthetic Benchmarks                                                     | 50 |

|          |                                                                      |           |
|----------|----------------------------------------------------------------------|-----------|
| 2.6      | Conclusions . . . . .                                                | 50        |
|          | References. . . . .                                                  | 51        |
| <b>3</b> | <b>Wash Optimization for Cross-Contamination Removal . . . . .</b>   | <b>53</b> |
| 3.1      | Motivation and Challenges . . . . .                                  | 54        |
| 3.2      | Problem Description and Formulation . . . . .                        | 55        |
| 3.2.1    | Physical Implementability of a Wash Path . . . . .                   | 55        |
| 3.2.2    | Execution Time for a Wash Path . . . . .                             | 57        |
| 3.3      | Search for a Set of Washing Paths . . . . .                          | 62        |
| 3.3.1    | Generation of the Path Dictionary . . . . .                          | 62        |
| 3.3.2    | Storage of the Path Dictionary . . . . .                             | 64        |
| 3.3.3    | Identification of Washing-Path Set . . . . .                         | 65        |
| 3.3.4    | Washing of Multiple Contaminant Species . . . . .                    | 69        |
| 3.3.5    | Complexity Analysis . . . . .                                        | 71        |
| 3.4      | Results: Application to Fabricated Biochips . . . . .                | 72        |
| 3.4.1    | Results for ChIP . . . . .                                           | 73        |
| 3.4.2    | A Programmable Microfluidic Device<br>with an 8-by-8 Grid . . . . .  | 77        |
| 3.5      | Conclusions . . . . .                                                | 78        |
|          | References. . . . .                                                  | 79        |
| <b>4</b> | <b>Fault Modeling, Testing, and Design for Testability . . . . .</b> | <b>81</b> |
| 4.1      | Motivation and Challenges . . . . .                                  | 82        |
| 4.2      | Defects and Fault Modeling . . . . .                                 | 83        |
| 4.3      | Testing Strategy . . . . .                                           | 86        |
| 4.4      | Applications to Fabricated Biochip . . . . .                         | 90        |
| 4.4.1    | Logic Circuit Model . . . . .                                        | 90        |
| 4.4.2    | Test-Pattern Generation and Results . . . . .                        | 91        |
| 4.5      | Automated Generation of Logic-Circuit Model . . . . .                | 92        |
| 4.5.1    | Physical Representation of Boolean Gates in Netlists . . . . .       | 92        |
| 4.5.2    | Hierarchical Modeling . . . . .                                      | 94        |
| 4.5.3    | Fault Analysis Based on ATPG Results . . . . .                       | 97        |
| 4.6      | Other Practical Concerns . . . . .                                   | 97        |
| 4.6.1    | Test Cost . . . . .                                                  | 98        |
| 4.6.2    | Dynamic Faults . . . . .                                             | 98        |
| 4.6.3    | Multiple Faults . . . . .                                            | 99        |
| 4.7      | Experimental Demonstration . . . . .                                 | 99        |
| 4.7.1    | Experimental Feasibility Demonstration . . . . .                     | 99        |
| 4.7.2    | Pattern Set-up Time, Measurement Time<br>and Refresh Time . . . . .  | 101       |
| 4.7.3    | Experimental Demonstration I: Cell Culture Chip . . . . .            | 103       |
| 4.7.4    | Experimental Demonstration II: WGA Chip . . . . .                    | 106       |

|          |                                                                    |            |
|----------|--------------------------------------------------------------------|------------|
| 4.8      | Untestable Faults and Design-For-Testability . . . . .             | 107        |
| 4.8.1    | Causes of Untestable Faults . . . . .                              | 109        |
| 4.8.2    | DfT for Flow-Based Microfluidic Biochips . . . . .                 | 110        |
| 4.8.3    | Demonstration of Proposed DfT Approach . . . . .                   | 112        |
| 4.9      | Conclusion . . . . .                                               | 114        |
|          | References. . . . .                                                | 114        |
| <b>5</b> | <b>Techniques for Fault Diagnosis . . . . .</b>                    | <b>117</b> |
| 5.1      | Motivation and Challenges . . . . .                                | 117        |
| 5.2      | Problem Description . . . . .                                      | 118        |
| 5.2.1    | Single-Defect-Type Assumption . . . . .                            | 118        |
| 5.2.2    | Syndrome Analysis . . . . .                                        | 119        |
| 5.2.3    | Formulation as a Hitting-Set Problem . . . . .                     | 121        |
| 5.3      | Algorithm Design . . . . .                                         | 127        |
| 5.3.1    | Complexity Analysis . . . . .                                      | 130        |
| 5.4      | Results: Application to Fabricated Biochips . . . . .              | 131        |
| 5.4.1    | Results for CHIP Chip . . . . .                                    | 132        |
| 5.4.2    | Results for WGA Chip . . . . .                                     | 133        |
| 5.4.3    | Results for Cell Culture Chip . . . . .                            | 135        |
| 5.5      | Conclusion . . . . .                                               | 136        |
|          | References. . . . .                                                | 136        |
| <b>6</b> | <b>Conclusions and New Directions . . . . .</b>                    | <b>137</b> |
| 6.1      | Conclusions . . . . .                                              | 137        |
| 6.2      | Opportunities and New Directions . . . . .                         | 138        |
| 6.2.1    | Fault-Tolerant Design . . . . .                                    | 139        |
| 6.2.2    | Programmable Multipurpose Biochip Platforms . . . . .              | 139        |
| 6.2.3    | Balancing Control Channels by Modifying Channel<br>Width . . . . . | 139        |
| 6.2.4    | Washing in Parallel . . . . .                                      | 140        |
| 6.2.5    | Testing for Dynamic Defects . . . . .                              | 140        |
|          | References. . . . .                                                | 140        |
|          | <b>Index . . . . .</b>                                             | <b>141</b> |

Computer-Aided Design of Microfluidic Very Large Scale  
Integration (mVLSI) Biochips

Design Automation, Testing, and Design-for-Testability

Hu, K.; Chakrabarty, K.; Ho, T.-Y.

2017, XIII, 142 p. 64 illus., 55 illus. in color., Hardcover

ISBN: 978-3-319-56254-4