

Contents

Adaptive Architectures

Improving the Performance of Adaptive Cache in Reconfigurable VLIW Processor	3
<i>Sensen Hu, Anthony Brandon, Qi Guo, and Yizhuo Wang</i>	
LP-P ² IP: A Low-Power Version of P ² IP Architecture Using Partial Reconfiguration	16
<i>Álvaro Avelino, Valentin Obac, Naim Harb, Carlos Valderrama, Glauberto Albuquerque, and Paulo Possa</i>	
NIM: An HMC-Based Machine for Neuron Computation.	28
<i>Geraldo F. Oliveira, Paulo C. Santos, Marco A.Z. Alves, and Luigi Carro</i>	
VLIW-Based FPGA Computation Fabric with Streaming Memory Hierarchy for Medical Imaging Applications.	36
<i>Joost Hoozemans, Rolf Heij, Jeroen van Straten, and Zaid Al-Ars</i>	

Embedded Computing and Security

Hardware Sandboxing: A Novel Defense Paradigm Against Hardware Trojans in Systems on Chip	47
<i>Christophe Bobda, Joshua Mead, Taylor J.L. Whitaker, Charles Kamhoua, and Kevin Kwiat</i>	
Rapid Development of Gzip with MaxJ	60
<i>Nils Voss, Tobias Becker, Oskar Mencer, and Georgi Gaydadjiev</i>	
On the Use of (Non-)Cryptographic Hashes on FPGAs	72
<i>Andreas Fiessler, Daniel Loebenberger, Sven Hager, and Björn Scheuermann</i>	
An FPGA-Based Implementation of a Pipelined FFT Processor for High-Speed Signal Processing Applications.	81
<i>Ngoc-Hung Nguyen, Sheraz Ali Khan, Cheol-Hong Kim, and Jong-Myon Kim</i>	

Simulation and Synthesis

Soft Timing Closure for Soft Programmable Logic Cores: The ARGen Approach	93
<i>Théotime Bollengier, Loïc Lagadec, Mohamad Najem, Jean-Christophe Le Lann, and Pierre Guilloux</i>	
FPGA Debugging with MATLAB Using a Rule-Based Inference System. . . .	106
<i>Habib Ul Hasan Khan and Diana Göhringer</i>	
Hardness Analysis and Instrumentation of Verilog Gate Level Code for FPGA-based Designs	118
<i>Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök</i>	
A Framework for High Level Simulation and Optimization of Coarse-Grained Reconfigurable Architectures	129
<i>Muhammad Adeel Pasha, Umer Farooq, Muhammad Ali, and Bilal Siddiqui</i>	

Design Space Exploration

Parameter Sensitivity in Virtual FPGA Architectures	141
<i>Peter Figuli, Weiqiao Ding, Shalina Figuli, Kostas Siozios, Dimitrios Soudris, and Jürgen Becker</i>	
Custom Framework for Run-Time Trading Strategies	154
<i>Andreea-Ingrid Funie, Liucheng Guo, Xinyu Niu, Wayne Luk, and Mark Salmon</i>	
Exploring HLS Optimizations for Efficient Stereo Matching Hardware Implementation	168
<i>Karim M.A. Ali, Rabie Ben Atitallah, Nizar Fakhfakh, and Jean-Luc Dekeyser</i>	
Architecture Reconfiguration as a Mechanism for Sustainable Performance of Embedded Systems in case of Variations in Available Power	177
<i>Dimple Sharma, Victor Dumitriu, and Lev Kirischian</i>	

Fault Tolerance

Exploring Performance Overhead Versus Soft Error Detection in Lockstep Dual-Core ARM Cortex-A9 Processor Embedded into Xilinx Zynq APSoC . . .	189
<i>Ádria Barros de Oliveira, Lucas Antunes Tambara, and Fernanda Lima Kastensmidt</i>	

Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs	202
<i>André Flores dos Santos, Lucas Antunes Tambara, Fabio Benevenuti, Jorge Tonfat, and Fernanda Lima Kastensmidt</i>	

FPGA-Based Designs

FPGA Applications in Unmanned Aerial Vehicles - A Review	217
<i>Mustapha Bouhali, Farid Shamani, Zine Elabadine Dahmane, Abdelkader Belaidi, and Jari Nurmi</i>	
Genomic Data Clustering on FPGAs for Compression	229
<i>Enrico Petraglio, Rick Wertenbroek, Flavio Capitao, Nicolas Guex, Christian Iseli, and Yann Thoma</i>	
A Quantitative Analysis of the Memory Architecture of FPGA-SoCs.	241
<i>Matthias Göbel, Ahmed Elhossini, Chi Ching Chi, Mauricio Alvarez-Mesa, and Ben Juurlink</i>	

Neural Networks

Optimizing CNN-Based Object Detection Algorithms on Embedded FPGA Platforms	255
<i>Ruizhe Zhao, Xinyu Niu, Yajie Wu, Wayne Luk, and Qiang Liu</i>	
An FPGA Realization of a Deep Convolutional Neural Network Using a Threshold Neuron Pruning	268
<i>Tomoya Fujii, Simpei Sato, Hiroki Nakahara, and Masato Motomura</i>	
Accuracy Evaluation of Long Short Term Memory Network Based Language Model with Fixed-Point Arithmetic	281
<i>Ruochun Jin, Jingfei Jiang, and Yong Dou</i>	
FPGA Implementation of a Short Read Mapping Accelerator	289
<i>Mostafa Morshedi and Hamid Noori</i>	

Languages and Estimation Techniques

dfesnippets: An Open-Source Library for Dataflow Acceleration on FPGAs . . .	299
<i>Paul Grigoras, Pavel Burovskiy, James Arram, Xinyu Niu, Kit Cheung, Junyi Xie, and Wayne Luk</i>	
A Machine Learning Methodology for Cache Recommendation	311
<i>Oswaldo Navarro, Jones Mori, Javier Hoffmann, Fabian Stuckmann, and Michael Hübner</i>	

ArPALib: A Big Number Arithmetic Library for Hardware and Software
Implementations. A Case Study for the Miller-Rabin Primality Test 323
*Jan Macheta, Agnieszka Dąbrowska-Boruch, Paweł Russek,
and Kazimierz Wiatr*

Author Index 331

Applied Reconfigurable Computing

13th International Symposium, ARC 2017, Delft, The Netherlands, April 3-7, 2017, Proceedings

Wong, S.; Beck, A.C.; Bertels, K.; Carro, L. (Eds.)

2017, XX, 332 p. 142 illus., Softcover

ISBN: 978-3-319-56257-5