

Contents

1	Polar Codes	1
1.1	Construction	1
1.2	Tree Representation	3
1.3	Systematic Coding	3
1.4	Successive-Cancellation Decoding	4
1.5	Simplified Successive-Cancellation Decoding	5
1.5.1	Rate-0 Nodes	5
1.5.2	Rate-1 Nodes	5
1.5.3	Rate- R Nodes	5
1.6	Fast-SSC Decoding	6
1.6.1	Repetition Codes	6
1.6.2	SPC Codes	6
1.6.3	Repetition-SPC Codes	7
1.6.4	Other Operations	7
1.7	Other SC-Based Decoding Algorithms	7
1.7.1	ML-SSC Decoding	8
1.7.2	Hybrid ML-SC Decoding	8
1.8	Other Decoding Algorithms	8
1.8.1	Belief-Propagation Decoding	9
1.8.2	List-Based Decoding	10
1.9	SC-Based Decoder Hardware Implementations	11
1.9.1	Processing Element for SC Decoding	11
1.9.2	Semi-Parallel Decoder	11
1.9.3	Two-Phase Decoder	11
1.9.4	Processor-Like Decoder or the Original Fast-SSC Decoder	12
1.9.5	Implementation Results	13
2	Fast Low-Complexity Hardware Decoders for Low-Rate Polar Codes	15
2.1	Introduction	15

2.2	Altering the Code Construction	16
2.2.1	Original Construction.....	16
2.2.2	Altered Polar Code Construction	17
2.2.3	Proposed Altered Construction.....	18
2.3	New Constituent Decoders	22
2.4	Implementation.....	23
2.4.1	Quantization.....	23
2.4.2	Rep1 Node	23
2.4.3	High-Level Architecture.....	25
2.4.4	Processing Unit or Processor.....	25
2.5	Results	26
2.5.1	Verification Methodology	26
2.5.2	Comparison with State-of-the-Art Decoders	27
2.6	Conclusion	29
3	Low-Latency Software Polar Decoders.....	31
3.1	Introduction	31
3.2	Implementation on x86 Processors	32
3.2.1	Instruction-Based Decoder	33
3.2.2	Unrolled Decoder	37
3.3	Implementation on Embedded Processors	43
3.4	Implementation on Graphical Processing Units	44
3.4.1	Overview of the GPU Architecture and Terminology.....	44
3.4.2	Choosing an Appropriate Number of Threads per Block	44
3.4.3	Choosing an Appropriate Number of Blocks per Kernel	45
3.4.4	On the Constituent Codes Implemented	46
3.4.5	Shared Memory and Memory Coalescing	46
3.4.6	Asynchronous Memory Transfers and Multiple Streams	47
3.4.7	On the Use of Fixed-Point Numbers on a GPU	48
3.4.8	Results.....	48
3.5	Energy Consumption Comparison	49
3.6	Further Discussion	50
3.6.1	On the Relevance of the Instruction-Based Decoders.....	50
3.6.2	On the Relevance of Software Decoders in Comparison to Hardware Decoders	51
3.6.3	Comparison with LDPC Codes	51
3.7	Conclusion	53
4	Unrolled Hardware Architectures for Polar Decoders.....	55
4.1	Introduction	55
4.2	State-of-the-Art Architectures with Implementations	56
4.3	Architecture, Operations and Processing Nodes.....	56
4.3.1	Fully Unrolled (Basic Scheme)	57
4.3.2	Deeply Pipelined.....	58
4.3.3	Partially Pipelined	59

4.3.4	Operations and Processing Nodes.....	61
4.3.5	Replacing Register Chains with SRAM Blocks.....	62
4.4	Implementation and Results	62
4.4.1	Methodology	62
4.4.2	Effect of the Initiation Interval	63
4.4.3	Comparison with State-of-the-Art Decoders	65
4.4.4	Effect of the Code Length and Rate.....	67
4.4.5	On the Use of Code Shortening in an Unrolled Decoder	70
4.4.6	I/O Bounded Decoding	70
4.5	Conclusion	71
5	Multi-Mode Unrolled Polar Decoding	73
5.1	Introduction	73
5.2	Polar Code Example and its Decoder Tree Representations	74
5.3	Unrolled Architectures	74
5.4	Multi-Mode Unrolled Decoders	75
5.4.1	Hardware Modifications to the Unrolled Decoders	75
5.4.2	On the Construction of the Master Code	76
5.4.3	About Constituent Codes: Frozen Bit Locations, Rate and Practicality	77
5.4.4	Latency and Throughput Considerations	78
5.5	Implementation Results	79
5.5.1	Error-Correction Performance	80
5.5.2	Latency and Throughput	81
5.5.3	Synthesis Results and Comparison with the State of the Art ..	83
5.6	Conclusion	85
6	Conclusion and Future Work	87
6.1	Future Work	88
6.1.1	Software Encoding and Decoding on APU Processors	88
6.1.2	Software Encoding and Decoding on Micro-Controllers	89
6.1.3	Multi-Mode Unrolled List Decoders.....	89
	References.....	91
	Index.....	95

<http://www.springer.com/978-3-319-59781-2>

High-Speed Decoders for Polar Codes

Giard, P.; Thibault, C.; Gross, W.J.

2017, XVIII, 98 p. 34 illus., 29 illus. in color., Hardcover

ISBN: 978-3-319-59781-2