

# Contents

## Full Papers

A Framework for Asynchronous Circuit Modeling and Verification in ACL2 . . . . .	3
<i>Cuong Chau, Warren A. Hunt Jr., Marly Roncken, and Ivan Sutherland</i>	
Modeling Undefined Behaviour Semantics for Checking Equivalence Across Compiler Optimizations. . . . .	19
<i>Manjeet Dahiya and Sorav Bansal</i>	
Deferrability Analysis for JavaScript . . . . .	35
<i>Johannes Kloos, Rupak Majumdar, and Frank McCabe</i>	
A Verifier of Directed Acyclic Graphs for Model Checking with Memory Consistency Models . . . . .	51
<i>Tatsuya Abe</i>	
Trace-based Analysis of Memory Corruption Malware Attacks . . . . .	67
<i>Zhixing Xu, Aarti Gupta, and Sharad Malik</i>	
Trace-Based Run-Time Analysis of Message-Passing Go Programs . . . . .	83
<i>Martin Sulzmann and Kai Stadtmüller</i>	
Software Verification: Testing vs. Model Checking: A Comparative Evaluation of the State of the Art . . . . .	99
<i>Dirk Beyer and Thomas Lemberger</i>	
A Supervisory Control Algorithm Based on Property-Directed Reachability . . . . .	115
<i>Koen Claessen, Jonatan Kilhamn, Laura Kovács, and Bengt Lennartson</i>	
SMT-based Synthesis of Safe and Robust PID Controllers for Stochastic Hybrid Systems . . . . .	131
<i>Fedor Shmarov, Nicola Paoletti, Ezio Bartocci, Shan Lin, Scott A. Smolka, and Paolo Zuliani</i>	
A Symbolic Approach to Safety LTL Synthesis . . . . .	147
<i>Shufang Zhu, Lucas M. Tabajara, Jianwen Li, Geguang Pu, and Moshe Y. Vardi</i>	

An Interaction Concept for Program Verification Systems with Explicit Proof Object . . . . .	163
<i>Bernhard Beckert, Sarah Grebing, and Mattias Ulbrich</i>	
PRuning Through Satisfaction . . . . .	179
<i>Marijn J.H. Heule, Benjamin Kiesl, Martina Seidl, and Armin Biere</i>	
LRA Interpolants from No Man’s Land . . . . .	195
<i>Leonardo Alt, Antti E.J. Hyvärinen, and Natasha Sharygina</i>	

**Tool Papers**

ACAT: A Novel Machine-Learning-Based Tool for Automating Android Application Testing. . . . .	213
<i>Ariel Rosenfeld, Odaya Kardashov, and Orel Zang</i>	
MicroTESK: Specification-Based Tool for Constructing Test Program Generators. . . . .	217
<i>Mikhail Chupilko, Alexander Kamkin, Artem Kotsynyak, and Andrei Tatarnikov</i>	
Embedded Functions for Test Design Automation . . . . .	221
<i>George B. Sherwood</i>	
KERIS: A CT Tool of the Linux Kernel with Dynamic Memory Analysis Capabilities . . . . .	225
<i>Bernhard Garn, Fabian Würfl, and Dimitris E. Simos</i>	
RATCOP: Relational Analysis Tool for Concurrent Programs. . . . .	229
<i>Suvam Mukherjee, Oded Padon, Sharon Shoham, Deepak D’Souza, and Noam Rinetzkyl</i>	

**Posters**

More Adaptive Does not Imply Less Safe (with Formal Verification) . . . . .	237
<i>Luca Pulina and Armando Tacchella</i>	
APSL: A Light Weight Testing Tool for Protocols with Complex Messages . . . . .	241
<i>Tom Tervoort and I.S.W.B. Prasetya</i>	
Towards Verification of Robot Design for Self-localization . . . . .	245
<i>Ryo Watanabe, Kozo Okano, and Toshifusa Sekizawa</i>	
Probabilistic Model of Control-Flow Altering Based Malicious Attacks: (Poster Submission). . . . .	249
<i>Sergey Frenkel</i>	

<b>Author Index</b> . . . . .	253
-------------------------------	-----

Hardware and Software: Verification and Testing  
13th International Haifa Verification Conference, HVC  
2017, Haifa, Israel, November 13-15, 2017,  
Proceedings  
Strichman, O.; Tzoref-Brill, R. (Eds.)  
2017, XXII, 253 p. 47 illus., Softcover  
ISBN: 978-3-319-70388-6