

# Contents

|          |   |            |
|----------|---|------------|
| <b>1</b> | <b>Introduction</b> . . . . .   | <b>1</b>   |
|          | Takashi Nakada and Hiroshi Nakamura   |            |
| <b>2</b> | <b>Low-Power Circuit Technologies</b> . . . . .   | <b>11</b>  |
|          | Takashi Nakada  |            |
| <b>3</b> | <b>Non-volatile Memories</b> . . . . .  | <b>27</b>  |
|          | Koji Ando, Shinobu Fujita, Masanori Hayashikoshi<br>and Yoshikazu Fujimori  |            |
| <b>4</b> | <b>Normally-Off Computing</b> . . . . .   | <b>57</b>  |
|          | Takashi Nakada and Hiroshi Nakamura   |            |
| <b>5</b> | <b>Technologies for Realizing Normally-Off Computing</b> . . . . .  | <b>65</b>  |
|          | Takashi Nakada, Shinobu Fujita, Masanori Hayashikoshi,<br>Yoshikazu Fujimori and Hiroshi Nakamura                 |            |
| <b>6</b> | <b>Research and Development of Normally-Off Computing—NEDO<br/>Project</b> . . . . .                              | <b>103</b> |
|          | Takashi Nakada, Shinobu Fujita, Masanori Hayashikoshi,<br>Shintaro Izumi, Yoshikazu Fujimori and Hiroshi Nakamura |            |
| <b>7</b> | <b>Related Research &amp; Development</b> . . . . .   | <b>129</b> |
|          | Jun-ichiro Yoshikawa  |            |
| <b>8</b> | <b>Conclusion</b> . . . . .   | <b>135</b> |
|          | Takashi Nakada and Hiroshi Nakamura   |            |

Normally-Off Computing

Nakada, T.; Nakamura, H. (Eds.)

2017, VII, 136 p. 106 illus., 74 illus. in color., Hardcover

ISBN: 978-4-431-56503-1