

Contents

- 1 Introduction to HDL** 1
 - 1.1 History of HDL 2
 - 1.2 System and Logic Design Abstractions..... 3
 - 1.3 ASIC Prototyping 4
 - 1.4 Integrated Circuit Design and Methodologies..... 8
 - 1.4.1 RTL Coding 9
 - 1.4.2 Functional Verification 10
 - 1.4.3 Synthesis 10
 - 1.4.4 Physical Design..... 10
 - 1.5 Programming Language Verses HDL 11
 - 1.5.1 VHDL Evolution and Popularity..... 11
 - 1.6 Design Description Using VHDL..... 15
 - 1.6.1 Structural Design..... 15
 - 1.6.2 Behavior Design 16
 - 1.6.3 Synthesizable RTL Design 17
 - 1.7 Key VHDL Highlights and Constructs 19
 - 1.8 Summary 22
- 2 Basic Logic Circuits and VHDL Description.** 23
 - 2.1 Introduction to Combinational Logic 24
 - 2.2 Logic Gates and Synthesizable RTL Using VHDL..... 25
 - 2.2.1 NOT or Invert Logic 26
 - 2.2.2 Two-Input OR Logic..... 28
 - 2.2.3 Two-Input NOR Logic 29
 - 2.2.4 Two-Input AND Logic 31
 - 2.2.5 Two-Input NAND Logic..... 32
 - 2.2.6 Two-Input XOR Logic 34
 - 2.2.7 Two-Input XNOR Logic..... 36
 - 2.2.8 Tri-State Logic 38

2.3	Adder	40
2.3.1	Half Adder	40
2.3.2	Full Adder.	42
2.4	Code Converters	44
2.4.1	Binary-to-Gray Code Converter.	44
2.4.2	Gray-to-Binary Code Converter.	46
2.5	Summary	47
3	VHDL and Key Important Constructs	49
3.1	VHDL Design Paradigm.	50
3.2	Multiple Architectures and Configuration	53
3.2.1	Multiple Architecture and Configuration	54
3.3	Objects and Data Types	55
3.3.1	Scalar Data Types	55
3.3.2	Composite Data Types	57
3.3.3	Data Objects	59
3.3.4	Constants.	59
3.4	Signal Assignments	60
3.4.1	Signal Assignments Example.	61
3.5	Variable Assignment.	61
3.5.1	Variable Assignments Example	63
3.6	Concurrent Constructs.	64
3.6.1	When Else.	64
3.6.2	With Select	66
3.6.3	Process	66
3.7	Sequential Constructs	69
3.7.1	If Then Else	70
3.7.2	Nested If Then Else.	73
3.7.3	Case	75
3.8	Modeling Sequential Logic.	76
3.8.1	Four-Bit Register.	77
3.8.2	Four-Bit Latch.	78
3.9	Wait Statements	78
3.9.1	Wait On.	78
3.9.2	Wait For	80
3.9.3	Wait Until	81
3.10	Loops	82
3.10.1	Loop	82
3.10.2	While Loop.	83
3.10.3	For Loop.	83
3.11	Summary	85
	References.	85

4	Combinational Logic Design Using VHDL Constructs	87
4.1	Combinational Logic and Delays	88
4.1.1	Cascade Combinational Logic	89
4.1.2	Parallel Combinational Logic	90
4.2	Arithmetic Circuits	90
4.2.1	Multibit Adder.	91
4.2.2	Multibit Adder–Subtractor.	92
4.2.3	Multiplier	94
4.2.4	Comparators	95
4.3	Code Converter.	99
4.3.1	Binary-to-Excess-3 Code Converter.	99
4.3.2	BCD-to-Seven-Segment Decoder.	101
4.4	Multiplexers	103
4.4.1	Multiplexer as Universal Logic	105
4.5	Decoders.	110
4.5.1	3 Line to 8 Decoder with Enable Using ‘Case’.	110
4.5.2	2 Line to 4 Decoder with Enable Using ‘Case’.	115
4.6	Encoders.	116
4.6.1	Priority Encoders.	116
4.7	Summary	122
5	Sequential Logic Design	123
5.1	Sequential Logic.	124
5.1.1	Metastability and Timing Parameters for the Sequential Logic	126
5.2	D-Latches in the Design	129
5.2.1	Positive Level Sensitive D-Latch.	130
5.2.2	Negative Level Sensitive D-Latch.	132
5.2.3	Negative Level Sensitive D-Latch with Preset and Clear.	135
5.2.4	Positive Level Sensitive D-Latch with Asynchronous Preset and Clear	135
5.3	Flip-Flop.	137
5.3.1	Positive Edge-Triggered D Flip-Flop.	137
5.3.2	Negative Edge-Triggered D Flip-Flop	139
5.4	Synchronous and Asynchronous Reset	140
5.4.1	D Flip-Flop with Asynchronous Reset.	140
5.4.2	D Flip-Flop with Synchronous Reset.	142
5.5	Sequential Circuit Timing	144
5.6	Synchronous Counters	145
5.6.1	Four-Bit Up Counter	146
5.6.2	Four-Bit Down Counter.	147
5.6.3	BCD Up Counter.	149
5.6.4	BCD Down Counter	151
5.6.5	BCD Up–Down Counter	153

5.7	Gray Counter	155
5.8	Ring Counter	158
5.9	Johnson Counter	159
5.10	Shift Registers	161
	5.10.1 Right and Left Shift Registers	163
	5.10.2 Parallel Input, Parallel Output (PIPO) Shift Register.	163
5.11	Asynchronous Designs	167
5.12	Summary	167
6	Introduction to PLD	169
6.1	History and Evolution of PLDs	170
6.2	Simple Programmable Logic Device (SPLD)	172
	6.2.1 Programmable Read-Only Memory (PROM).	174
	6.2.2 Programmable Array Logic (PAL)	175
	6.2.3 Programmable Logic Array (PLA)	175
6.3	Complex Programmable Logic Devices	178
6.4	Field-Programmable Gate Arrays	181
	6.4.1 Concept of LUT and Combinational Logic Realization.	182
	6.4.2 VHDL Design and Realization Using CLB.	183
	6.4.3 IO Block	189
	6.4.4 Block RAM (BRAM)	190
	6.4.5 Clocking Resources	196
	6.4.6 DSP Blocks and Multipliers	198
	6.4.7 Routing Resources and IO Standards.	199
6.5	Practical Scenarios and Guidelines	202
	6.5.1 Reset Strategy	202
	6.5.2 Asynchronous Versus Synchronous Designs	206
	6.5.3 Clocking Strategies	208
6.6	Summary	209
7	Design and Simulation Using VHDL Constructs.	211
7.1	Simulation Using VHDL	212
	7.1.1 Testbench for 4:1 MUX	212
	7.1.2 Testbench for 4-Bit Binary up Counter	215
7.2	Functions	215
7.3	Packages	222
	7.3.1 Package Use in Design	223
7.4	Attributes	227
	7.4.1 Signal Attribute	227
	7.4.2 Array Attribute	228
7.5	File Handling	228
	7.5.1 Use of Files in Design Simulation.	228
	7.5.2 TEXTIO	230
7.6	Summary	234

8	PLD-Based Design Guidelines	235
8.1	Naming Conventions	236
8.2	Use of Signals and Variables	236
8.3	Grouping in Design	239
8.4	Guidelines for Use of Tri-State Logic	240
8.5	Arithmetic Resource Sharing	243
8.6	Logic Duplications	245
8.7	Multiple Driver Assignments	248
8.8	Inferring Latches	254
8.9	Use of If Then Else Versus Case Statements	255
8.10	Use of Pipelining in Design	258
8.11	Multiple Clock Domain and Data Passing	262
8.12	Bidirectional IO	266
8.13	Gated Clock	269
8.14	Design with Clock Enable	269
8.15	Summary	271
9	Finite-State Machines	273
9.1	Introduction to FSM	273
9.1.1	Moore Machine	274
9.1.2	Mealy Machine	275
9.2	FSM Encoding Methods	277
9.3	How to Code Moore FSM Using VHDL?	279
9.3.1	FSM Design Template for Moore Machine	281
9.4	How to Code Mealy FSM Using VHDL?	281
9.4.1	FSM Design Template for Mealy Machine	283
9.5	FSM Examples and VHDL Coding	283
9.5.1	Binary Encoding FSM	286
9.5.2	Binary Counter FSM	289
9.5.3	One-Hot Counter FSM	289
9.6	Parity Logic Using Moore FSM	289
9.6.1	Moore Machine: Three-Process Block FSM for Parity Checking	292
9.7	Parity Logic Using Mealy FSM	292
9.7.1	Mealy Machine: Two-Process Block FSM for Parity Checking	298
9.7.2	Mealy Machine: Three-Process Block FSM for Parity Checker	298
9.8	Sequence Detector Mealy Machine	303
9.9	One-Hot Encoding Sequence Detector: Moore Machine	306
9.10	One-Hot Encoding Sequence Detector: Mealy Machine	306
9.11	FSM Optimization	308
9.12	Summary	312

10	Synthesis Optimization Using VHDL	313
10.1	FPGA Design Flow	314
10.1.1	Design Entry	314
10.1.2	Design Simulation and Synthesis	315
10.1.3	Design Implementation	316
10.1.4	Device Programming	316
10.2	Synthesis Optimization Techniques	316
10.2.1	Resource Allocation	317
10.2.2	Common Factors and Subexpressions Used for Optimization	318
10.2.3	Moving the Piece of Code	320
10.2.4	Constant Folding	321
10.2.5	Dead Zone Elimination	322
10.2.6	Use of Parentheses	322
10.2.7	Partitioning and Structuring the Design	323
10.3	ALU Design	324
10.3.1	Processor Logic Unit and Design	324
10.3.2	Arithmetic Unit	329
10.3.3	Arithmetic and Logical Unit	335
10.4	Barrel Shifters	338
10.5	Parity Checkers and Generators	339
10.5.1	Parity Checker	340
10.5.2	Parity Generator	340
10.6	Memories	344
10.6.1	Single-Port RAM	344
10.6.2	Dual-Port RAM	349
10.7	Multipliers	350
10.8	Summary	366
	References	367
11	Design Implementation Using Xilinx Vivado	369
11.1	Design Implementation Case_Study Using Xilinx Vivado	370
11.1.1	Design Planning	370
11.1.2	IO Planning and IO Constraints	373
11.1.3	Functional Simulation of the Design	375
11.1.4	Design Synthesis	376
11.2	Design Implementation	377
11.2.1	Timing Simulation	379
11.3	FPGA Board Bring-up	379
11.4	FIFO Design Case Study	382
11.4.1	Asynchronous FIFO Depth Calculations	383
11.4.2	FIFO Design Using VHDL	386
11.5	Summary	394
	References	394

Erratum to: PLD Based Design with VHDL.	E1
Appendix A: Key Differences VHDL 87 and VHDL 93.	395
Appendix B: Xilinx Spartan Devices	399
Appendix C: Altera (Intel FPGA) Cyclone IV Devices.	407
Appendix D: VHDL Design Units	413
Index	419

PLD Based Design with VHDL

RTL Design, Synthesis and Implementation

Taraate, V.

2017, XXI, 423 p. 246 illus., Hardcover

ISBN: 978-981-10-3294-3