

Contents

Digital Design

Flexible Composite Galois Field $GF((2^m)^2)$ Multiplier Designs	3
<i>M. Mohamed Asan Basiri and Sandeep K. Shukla</i>	
Estimating the Maximum Propagation Delay of 4-bit Ripple Carry Adder Using Reduced Input Transitions.	15
<i>Manan Mewada, Mazad Zaveri, and Anurag Lakhani</i>	
VLSI Implementation of Throughput Efficient Distributed Arithmetic Based LMS Adaptive Filter	24
<i>Mohd. Tasleem Khan and Shaik Rafi Ahamed</i>	
Realization of Multiplier Using Delay Efficient Cyclic Redundant Adder	36
<i>K. Dheepika, K. S. Jevasankari, Vippin Chandhar, and Binsu J. Kailath</i>	
Fast Architecture of Modular Inversion Using Itoh-Tsujii Algorithm	48
<i>Pravin Zode, R. B. Deshmukh, and Abdus Samad</i>	
Performance Optimized 64b/66b Line Encoding Technique for High Speed SERDES Devices	56
<i>Jatindeep Singh, Satyajit Mohapatra, and Nihar Ranjan Mohapatra</i>	
A New Multi-objective Hardware-Software-Partitioning Algorithmic Approach for High Speed Applications	62
<i>Naman Govil, Rahul Shrestha, and Shubhajit Roy Chowdhury</i>	
A Framework for Branch Predictor Selection with Aggregation on Multiple Parameters	69
<i>Moumita Das, Ansuman Banerjee, and Bhaskar Sardar</i>	
FPGA Implementation of a Novel Area Efficient FFT Scheme Using Mixed Radix FFT	75
<i>Thilagavathy R, Susmitha Settivari, Venkataramani B, and Bhaskar M</i>	

Analog/Mixed Signal

Low Voltage, Low Power Transconductor for Low Frequency G_m -C Filters.	83
<i>Hanumantha Rao G. and Rekha S.</i>	

An Improved Highly Efficient Low Input Voltage Charge Pump Circuit	93
<i>Naresh Kumar, Raja Hari Gudlavalleti, and Subash Chandra Bose</i>	
A Calibration Technique for Current Steering DACs - Self Calibration with Capacitor Storage.	103
<i>Pallavi Darji and Chetan Parikh</i>	
Characterization and Compensation Circuitry for Piezo-Resistive Pressure Sensor to Accommodate Temperature Induced Variation	115
<i>M. Santosh, Anjali Bansal, Jitendra Mishra, K. C. Behra, and S. C. Bose</i>	
FEM Based Device Simulator for High Voltage Devices	127
<i>Ashok Ray, Gaurav Kumar, Sushanta Bordoloi, Dheeraj Kumar Sinha, Pratima Agarwal, and Gaurav Trivedi</i>	
Synapse Circuits Implementation and Analysis in 180 nm MOSFET and CNFET Technology	136
<i>Sushma Srivastava and S. S. Rathod</i>	
A 10 MHz, 73 ppm/°C, 84 μ W PVT Compensated Ring Oscillator.	144
<i>Vivek Tyagi, M. S. Hashmi, Ganesh Raj, and Vikas Rana</i>	
VLSI Testing	
Deterministic Shift Power Reduction in Test Compression	155
<i>Kanad Basu, Rishi Kumar, Santosh Kulkarni, and Rohit Kapur</i>	
Pseudo-BIST: A Novel Technique for SAR-ADC Testing	168
<i>Yatharth Gupta, Sujay Deb, Vikrant Singh, V. N. Srinivasan, Manish Sharma, and Sabyasachi Das</i>	
SFG Based Fault Simulation of Linear Analog Circuits Using Fault Classification and Sensitivity Analysis	179
<i>Rahul Bhattacharya, S. H. M. Ragamai, and Subindu Kumar</i>	
A Cost Effective Technique for Diagnosis of Scan Chain Faults	191
<i>Satyadev Ahlawat, Darshit Vaghani, Jaynarayan Tudu, and Ashok Suhag</i>	
Multi-mode Toggle Random Access Scan to Minimize Test Application Time	205
<i>Anshu Goel and Rohini Gulve</i>	

Performance Analysis of Disability Based Fault Tolerance Techniques for Permanent Faults in Chip Multiprocessors	217
<i>Avishek Choudhury and Biplab K. Sikdar</i>	

Devices and Technology – I

Low-Power Sequential Circuit Design Using Work-Function Engineered FinFETs	227
<i>Ashish Soni, Abhijit Umap, and Nihar R. Mohapatra</i>	
Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance	239
<i>Satish Maheshwaram, Om Prakash, Mohit Sharma, Anand Bulusu, and Sanjeev Manhas</i>	
Analysis of Electrolyte-Insulator-Semiconductor Tunnel Field-Effect Transistor as pH Sensor	249
<i>Ajay Singh, Rakhi Narang, Manoj Saxena, and Mridula Gupta</i>	
Exploiting Characteristics of Steep Slope Tunnel Transistors Towards Energy Efficient and Reliable Buffer Designs for IoT SoCs	259
<i>Japa Aditya, Vallabhaneni Harshita, and Ramesh Vaddi</i>	
An Efficient VLSI Architecture for PRESENT Block Cipher and Its FPGA Implementation.	270
<i>Jai Gopal Pandey, Tarun Goel, and Abhijit Karmakar</i>	
Investigation of TCADs Models for Characterization of Sub 16 nm In _{0.53} Ga _{0.47} As FinFET	279
<i>J. Pathak and A. Darji</i>	
Hausdorff Distance Driven L-Shape Matching Based Layout Decomposition for E-Beam Lithography	287
<i>Arindam Sinharay, Pranab Roy, and Hafizur Rahaman</i>	

VLSI Architectures

Energy-Efficient VLSI Architecture & Implementation of Bi-modal Multi-banked Register-File Organization	299
<i>Sumanth Gudaparthi and Rahul Shrestha</i>	
Performance-Enhanced d^2 -LBDR for 2D Mesh Network-on-Chip	313
<i>Anugrah Jain, Vijay Laxmi, Meenakshi Tripathi, Manoj Singh Gaur, and Rimpay Bishnoi</i>	

ACAM: Application Aware Adaptive Cache Management for Shared LLC. . .	324
<i>Sujit Kr Mahto and Newton</i>	
Adaptive Packet Throttling Technique for Congestion Management in Mesh NoCs	337
<i>N. S. Aswathy, R. S. Reshma Raj, Abhijit Das, John Jose, and V. R. Josna</i>	
Defeating HaTch: Building Malicious IP Cores	345
<i>Anshu Bhardwaj and Subir Kumar Roy</i>	
Low Cost Circuit Level Implementation of PRESENT-80 S-BOX.	354
<i>S. Shanthi Rekha and P. Saravanan</i>	

Emerging Technologies and Memory

Modeling and Analysis of Transient Heat for 3D IC	365
<i>Subhajit Chatterjee, Surajit Kr. Roy, Chandan Giri, and Hafizur Rahaman</i>	
Memory Efficient Fractal-SPIHT Based Hybrid Image Encoder	376
<i>Mamata Panigrahy, Nirmal Chandra Behera, B. Vandana, Indrajit Chakrabarti, and Anindya Sundar Dhar</i>	
Metal-Oxide Nanostructures Designed by Glancing Angle Deposition Technique and Its Applications on Sensors and Optoelectronic Devices: A Review	388
<i>Divya Singh</i>	
Low Write Energy STT-MRAM Cell Using 2T- Hybrid Tunnel FETs Exploiting the Steep Slope and Ambipolar Characteristics	398
<i>Y. Sudha Vani, N. Usha Rani, and Ramesh Vaddi</i>	
Enhancing Retention Voltage for SRAM	406
<i>Ankit Rehani, Sujay Deb, and Suprateek Shukla</i>	
Comparison of SRAM Cell Layout Topologies to Estimate Improvement in SER Robustness in 28FDSOI and 40 nm Technologies	414
<i>Anand Ilakal and Anuj Grover</i>	
Improving the Design of Nearest Neighbor Quantum Circuits in 2D Space. . .	421
<i>Neha Chaudhuri, Chandan Bandyopadhyay, and Hafizur Rahaman</i>	

Devices and Technology – II

Delay and Frequency Investigations in Coupled MLG NR Interconnects	429
<i>Manish Joshi, Koduri Teja, Ashish Singh, and Rohit Dhiman</i>	

LISOCHIN: An NBTI Degradation Monitoring Sensor for Reliable CMOS Circuits	441
<i>Ambika Prasad Shah, Nandakishor Yadav, and Santosh Kumar Vishvakarma</i>	
Performance Analysis of OLED with Hole Block Layer and Impact of Multiple Hole Block Layer.	452
<i>Shubham Negi, Poornima Mittal, and Brijesh Kumar</i>	
Improved Gate Modulation in Tunnel Field Effect Transistors with Non-rectangular Tapered Y-Gate Geometry	463
<i>Rakhi Narang, Mridula Gupta, and Manoj Saxena</i>	
A 36 nW Power Management Unit for Solar Energy Harvesters Using 0.18 μm CMOS.	474
<i>Purvi Patel, Biswajit Mishra, and Dipankar Nagchoudhuri</i>	
A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-Low Power Applications.	487
<i>Swaati and Bishnu Prasad Das</i>	
Variability Investigation of Double Gate JunctionLess (DG-JL) Transistor for Circuit Design Perspective	496
<i>Vandana Kumari, Manoj Saxena, and Mridula Gupta</i>	
System Design	
A High Speed KECCAK Coprocessor for Partitioned NSP Architecture on FPGA Platform	507
<i>Rourab Paul and Sandeep Kumar Shukla</i>	
New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation	519
<i>Naushad Ali and Bharat Garg</i>	
FPGA-Based Smart Camera System for Real-Time Automated Video Surveillance	533
<i>Sanjay Singh, Sumeet Saurav, Ravi Saini, Atanendu S. Mandal, and Santanu Chaudhury</i>	
Effectiveness of High Permittivity Spacer for Underlap Regions of Wavy-Junctionless FinFET at 22 nm Node and Scaling Short Channel Effects	545
<i>B. Vandana, J. K. Das, S. K. Mohapatra, and B. K. Kaushik</i>	

Design and Implementation of Ternary Content Addressable Memory (TCAM) Based Hierarchical Motion Estimation for Video Processing	557
<i>Puja Ghosh and P. Rangababu</i>	

A Custom Designed RISC-V ISA Compatible Processor for SoC	570
<i>Kavya Sharat, Sumeet Bandishte, Kuruvilla Varghese, and Amrutur Bharadwaj</i>	

Low Power Design and Test

An Efficient Timing and Clock Tree Aware Placement Flow with Multibit Flip-Flops for Power Reduction.	581
<i>Jasmine Kaur Gulati, Bhanu Prakash, and Sumit Darak</i>	

Primitive Instantiation Based Fault Localization Circuitry for High Performance FPGA Designs	594
<i>Ayan Palchaudhuri and Anindya Sundar Dhar</i>	

On Generation of Delay Test with Capture Power Safety	607
<i>Rohini Gulve and Nihar Hage</i>	

A Configurable and Area Efficient Technique for Implementing Isolation Cells in Low Power SoC	619
<i>Prokash Ghosh and Jyotirmoy Ghosh</i>	

RF Circuits

A 10 MHz, 42 ppm/°C, 69 μ W PVT Compensated Latch Based Oscillator in BCD9S Technology for PCM.	631
<i>Vivek Tyagi, M. S. Hashmi, Ganesh Raj, and Vikas Rana</i>	

A 1.8 V Gain Enhanced Fully Differential Doubly-Recycled Cascode OTA with 100 dB Gain 200 MHz UGB in CMOS	646
<i>Antaryami Panigrahi and Abhipsa Parhi</i>	

A Low Power, Frequency-to-Digital Converter CMOS Based Temperature Sensor in 65 nm Process	657
<i>Mudasir Bashir, Sreehari Rao Patri, and K. S. R. Krishna Prasad</i>	

Design & Development of High Speed LVDS Receiver with Cold-Spare Feature in SCL's 0.18 μ m CMOS Process	667
<i>Munish Malik, Ajay Kumar, and H. S. Jatana</i>	

Architecture and CAD

Fast FPGA Placement Using Analytical Optimization	681
<i>Sameer Pawanekar and Gaurav Trivedi</i>	

A Dependability Preserving Fluid-Level Synthesis for Reconfigurable Droplet-Based Microfluidic Biochips	694
<i>Arpan Chakraborty, Piyali Datta, Debasis Dhal, and Rajat Kumar Pal</i>	
Splitting and Transport of a Droplet with No External Actuation Force for Lab on Chip Devices	707
<i>T. Pravinraj and Rajendra Patrikar</i>	
Analytical Partitioning: Improvement over FM	718
<i>Sameer Pawanekar and Gaurav Trivedi</i>	
A Lifting Instruction for Performing DWT in LEON3 Processor Based System-on-Chip.	731
<i>Rajul Bansal, Mahendra Kumar Jatav, and Abhijit Karmakar</i>	
Droplet Position Estimator for Open EWOD System Using Open Source Computer Vision.	737
<i>Vandana Jain, Vasavi Devarasetty, and Rajendra Patrikar</i>	
Design and Implementation of Mixed Parallel and Dataflow Architecture for Intra-prediction Hardware in HEVC Decoder.	742
<i>Rituparna Choudhury and P. Rangababu</i>	
Design Verification	
A Formal Perspective on Effective Post-silicon Debug and Trace Signal Selection	753
<i>Binod Kumar, Kanad Basu, Ankit Jindal, Brajesh Pandey, and Masahiro Fujita</i>	
Translation Validation of Loop Invariant Code Optimizations Involving False Computations	767
<i>Ramanuj Chouksey, Chandan Karfa, and Purandar Bhaduri</i>	
A Framework for Automated Feature Based Mixed-Signal Equivalence Checking	779
<i>Antara Ain, Sayandeep Sanyal, and Pallab Dasgupta</i>	
xMAS Based Accurate Modeling and Progress Verification of NoCs.	792
<i>Surajit Das, Chandan Karfa, and Santosh Biswas</i>	
Faulty TSVs Identification in 3D IC Using Pre-bond Testing	805
<i>Dilip Kumar Maity, Surajit Kumar Roy, and Chandan Giri</i>	
Author Index	813

VLSI Design and Test

21st International Symposium, VDAT 2017, Roorkee,
India, June 29 – July 2, 2017, Revised Selected Papers

Kaushik, B.K.; Dasgupta, S.; Singh, V. (Eds.)

2017, XXI, 815 p. 486 illus., Softcover

ISBN: 978-981-10-7469-1