

# Contents

<b>1</b>	<b>Introduction</b>	1
1.1	Why ADC?	1
1.1.1	ADC History	1
1.1.2	Modern ADC	3
1.2	Why This Book?	4
1.3	General Concepts	5
1.3.1	Nyquist ADC	5
1.3.2	Resolution	5
1.3.3	Quantization Error	5
1.3.4	Static Specifications	6
1.3.5	Dynamic Specifications	6
1.3.6	Symbol	7
	References	7
<b>2</b>	<b>ADC Architecture</b>	9
2.1	Introduction	9
2.1.1	Traditional Architectures	9
2.1.2	Limitations	14
2.2	Improved Pipelined ADC	15
2.2.1	SHA-less Architecture	15
2.2.2	Multi-bit Front End	24
2.2.3	Redundancy Technique	27
2.3	Improved SAR ADC	30
2.3.1	Power-Efficient Architecture	31
2.3.2	High-Speed Architecture	34
2.3.3	Low-Area Architecture	36
2.3.4	Summing up	39
2.4	Hybrid ADC	39
2.4.1	Subranging SAR ADC	40
2.4.2	Pipelined SAR ADC	41

2.5	Time-Interleaved ADC	41
2.6	Summing up	42
	References	43
<b>3</b>	<b>Reference Voltage Buffer</b>	47
3.1	Introduction	47
3.2	Traditional Reference Voltage Buffer	47
3.2.1	Buffer with Off-Chip Capacitor	47
3.2.2	Fully Integrated Buffer	48
3.3	Improved Reference Voltage Buffer	50
3.3.1	Level-Shifter-Aided Buffer	50
3.3.2	Charge-Compensation-Based Buffer	59
3.4	Summing up	73
	References	73
<b>4</b>	<b>Amplification</b>	75
4.1	Introduction	75
4.2	Residue Amplification	76
4.2.1	Opamp-Based Residue Amplification	76
4.2.2	Comparator-Based Residue Amplification	76
4.2.3	Open-Loop Dynamic Amplifier	78
4.3	Circuit Technique Aided Opamp	78
4.3.1	Correlated Level Shifting	79
4.3.2	Range Scaling	81
4.3.3	Opamp and Capacitor Sharing	82
4.4	Opamp Design	87
4.4.1	Traditional Opamp	87
4.4.2	Hybrid Opamp	87
4.5	Summing up	91
	References	91
<b>5</b>	<b>Comparator</b>	93
5.1	Introduction	93
5.2	Circuit-Technique-Aided Comparator	94
5.2.1	Redundancy Technique	94
5.2.2	Reference Voltage Stabilization Technique	96
5.3	Comparator Design	98
5.3.1	Speed and Power Dissipation	100
5.3.2	Noise	101
5.3.3	Offset	104
5.3.4	Kickback Noise	105
5.4	Summing up	107
	References	107

<b>6 Calibration</b>	109
6.1 Introduction	109
6.2 Error Mechanisms	109
6.2.1 Errors in Pipelined ADC	109
6.2.2 Errors in SAR ADC	112
6.2.3 Errors in Flash ADC	115
6.2.4 Errors in Time-Interleaved ADC	117
6.3 Calibration Principle	118
6.4 Calibration Schemes	118
6.4.1 Calibration of Pipelined ADC	119
6.4.2 Calibration of SAR ADC	128
6.4.3 Calibration of Flash ADC	135
6.4.4 Calibration of Time-Interleaved ADC	140
6.5 Summing up	147
References	148
<b>7 Design Case</b>	151
7.1 Introduction	151
7.2 ADC Architecture	152
7.3 FSSTAGE	152
7.3.1 Opamp and Capacitor Sharing	153
7.3.2 SHA Less	153
7.3.3 Range Scaling	154
7.4 Blind Background Calibration	155
7.5 Circuit Implementation	155
7.5.1 Single-Stage Opamp	155
7.5.2 Level-Shifter-Aided Reference Buffer	156
7.5.3 Comparators	156
7.5.4 Clock Receiver	158
7.6 Measurement Results and Comparisons	158
7.7 Summing up	161
References	161
<b>8 Contributions and Future Directions</b>	163
8.1 Main Contributions	163
8.2 Future Directions	165
8.2.1 High-Speed Interface	165
8.2.2 Software Radio Application	166
8.2.3 Process-Friendly Design	167
References	167
<b>Index</b>	169

High-Resolution and High-Speed Integrated CMOS AD  
Converters for Low-Power Applications

Li, W.; Li, F.; Wang, Z.

2018, XIV, 171 p. 141 illus., 56 illus. in color., Hardcover

ISBN: 978-3-319-62011-4