

Contents

- 1 Introduction** 1
 - 1.1 Printed Electronics: From Devices to Systems 2
 - 1.2 Printing Technologies: Throughput Versus Resolution 3
 - 1.3 Digital Printing Technology 5
 - 1.4 Business Models 6
 - 1.5 Applications and Challenges 7
 - 1.6 Thesis Objective 11
 - 1.7 Thesis Organization 12
 - References 12
- 2 Background: Asic Design Methodologies** 15
 - 2.1 Full-Custom 16
 - 2.2 Cell-Based 17
 - 2.3 Gate Arrays and Sea-of-Gates 18
 - 2.4 Field-Programmable Devices 19
 - 2.5 Altera HardCopy 21
 - 2.6 Summary 22
 - References 23
- 3 State of the Art** 25
 - 3.1 Functional Materials 25
 - 3.1.1 Organic Semiconductor 26
 - 3.1.2 Insulators 27
 - 3.1.3 Conductor Materials 28
 - 3.2 Substrates 28
 - 3.3 Technological Processes 29
 - 3.3.1 Clean Room 30
 - 3.3.2 Conventional Analog Printing Processes 31
 - 3.3.3 Digital Printing Processes 36
 - 3.4 Organic Thin Film Transistors 42

3.4.1	Operation and Characteristics	42
3.4.2	Physical Structure	43
3.4.3	Characterization and Modeling	46
3.5	Digital Logic Families	49
3.5.1	Complementary MOS Technology	50
3.5.2	Unipolar Logic Style (PMOS)	53
3.6	Integrated Circuit Design: Configurable Circuit	56
3.7	Summary	59
	References	60
4	Design-Technology Interaction	69
4.1	Design for Process Development	70
4.1.1	Parameterized Cells (PCells)	71
4.1.2	PCell for Design Rules Characterization	72
4.1.3	PCell for Device Design	80
4.2	Improvement of OTFTs: Design Optimization	86
4.2.1	Fabrication Technology	88
4.2.2	Layout Design Styles	89
4.2.3	Automated Layout Generation, Fabrication	92
4.2.4	Large Scale Characterization of OTFTs	94
4.3	Ratioed p-Type Inverters	102
4.3.1	Design and Fabrication	102
4.3.2	Static Characterization	103
4.3.3	Dynamic Characterization	106
4.3.4	Ring Oscillator	109
4.4	Summary	113
	References	114
5	Inkjet-Configurable Gate Array (IGA)	117
5.1	First Step: IGA Bulk	118
5.1.1	Basic Bulk Cell	119
5.1.2	Wire Cell	120
5.1.3	Inter-Channel Wire Cell	122
5.1.4	I/O Pads and Power Rails	122
5.2	Second Step: IGA Metallization	123
5.2.1	DoD Interconnection Methodologies	124
5.2.2	Metallization Techniques	131
5.2.3	Results and Comparison	138
5.3	IGA for Functionality Personalization	144
5.3.1	Automated Design Flow	144
5.3.2	Photolithographic IGA	146
5.4	Circuit Implementation	150
5.4.1	Basic Logic Gates: INV, NAND2	150
5.4.2	Ring Oscillator	153

5.5	IGA for Yield Improvement	155
5.5.1	Automated Design Flow	156
5.5.2	All-Inkjet IGA	157
5.6	Summary	163
	References	164
6	Conclusion	167
6.1	General Conclusion	167
6.2	Future Work	176
	References	176
	Appendix A: Layouts and Floorplans	179
	Appendix B: PCell Codes and Scripts	199
	Appendix C: Standard Cell Library	205
	Author's Biography	209

Inkjet-Configurable Gate Array

Towards Application Specific Printed Electronic Circuits

Mashayekhi, M.

2018, XV, 209 p. 165 illus., 129 illus. in color.,

Hardcover

ISBN: 978-3-319-72115-6