

Contents

1	Genesis of PLD's, Market Players, and Tools	1
1.1	Brief Insight of Microprocessor, Microcontroller and PLD's	2
1.1.1	Selection of Technology Based on Application	3
1.2	Family Tree of PLDs	4
1.2.1	When to Choose a PLD?	6
1.3	Major Players in the Market and Their Product Specialties	7
1.3.1	Overview of Xilinx Products (www.Xilinx.com)	7
1.3.2	Overview of Altera Products (www.altera.com)	8
1.3.3	Overview of Lattice (http://www.latticesemi.com/)	10
1.3.4	Overview of QuickLogic (www.Quicklogic.com)	10
1.4	Overview of Software Tools	10
1.4.1	Programming Aspects of VHDL	11
1.4.2	Programming Aspects of Verilog	14
1.4.3	Programming Aspects of ABEL	16
2	Getting Hands on Altera® Quartus® II Software	19
2.1	Installation of Software	20
2.2	Setting Up of License	21
2.3	Creation of First Embedded System Project	22
2.4	Project Building and Compilation	28
2.5	Programming and Configuring the FPGA Device	35
3	Building Simple Applications with FPGA	39
3.1	Implementation of 8:1 Multiplexer	39
3.2	Implementation of Encoder/Decoder and Priority Encoder	50
3.3	Universal Shift Register	58
3.4	4-Bit Counter	62
3.5	Implementation of Memory	65
3.6	Traffic Light Controller	67

4 Building Embedded Systems Using Soft IP Cores	73
4.1 Concept of Soft IPs	74
4.2 Soft Core Processors for Embedded Systems	74
4.3 A Survey of Soft Core Processors	75
4.3.1 Commercial Cores and Tools	75
4.3.2 Open-Source Cores	76
4.3.3 Comparison of Soft Core Processors	76
4.4 Soft Processor Cores of Altera	76
4.5 Design Flow	78
5 How to Build First Nios II System	79
5.1 Creating the Advanced Quartus II Project	81
5.2 Creation and Generation of NIOS II System by Using SOPC Builder	81
5.3 Nios II System Integration into a Quartus II Project	87
5.4 Programming and Configuration Cyclone II Device on the DE2 Board	92
5.5 Creating C/C++ Program Using Nios II IDE	94
5.5.1 Introduction	94
5.6 Running and Testing It on Target Board	99
6 Case Studies Using Altera Nios II	103
6.1 Blinking of LEDs in Different Patterns	104
6.2 Display of Scrolling Text on LCD	106
6.3 Interfacing of Digital Camera	110
6.4 Multiprocessor Communication for Parallel Processing	116
6.5 Robotic ARM Controlled Over Ethernet	120
6.6 Multivariate System Implementation	133
6.7 Matrix Crunching on Altera DE2 Board	140
6.8 Reading from the Flash (Web Application)	146

Hands-on Experience with Altera FPGA Development
Boards

Parab, J.S.; Gad, R.S.; Naik, G.M.

2018, XII, 150 p. 82 illus., 72 illus. in color., Softcover

ISBN: 978-81-322-3767-9