

Contents

1	Introduction	1
1.1	Contribution	2
1.2	Outline	4
2	Background	5
2.1	Reliability Definition	5
2.2	Fault, Error and Failure	5
2.3	Hardware Faults	6
2.3.1	Origins	6
2.3.2	Fault Models	8
2.4	Soft Error	8
2.4.1	Evaluation Metrics	9
2.4.2	Scaling Trends	9
3	State-of-the-Art	11
3.1	Fault Injection and Simulation	11
3.1.1	Physical Fault Injection	12
3.1.2	Simulated Fault Injection	13
3.1.3	Emulated Fault Injection	15
3.2	Analytical Reliability Estimation	16
3.2.1	Architecture Vulnerability Factor Analysis	16
3.2.2	Probabilistic Transfer Matrix	17
3.2.3	Design Diversity Estimation	18
3.3	Architectural Fault-Tolerant Techniques	19
3.3.1	Traditional Fault-Tolerant Techniques	20
3.3.2	Approximate Computing	22
3.4	System-Level Fault Tolerant Techniques	26
3.4.1	Reliability-Aware Task Mapping	26
3.4.2	Fault-Tolerant Network Design	27

4	High-Level Fault Injection and Simulation	29
4.1	Architectural Fault Injection	29
4.1.1	Methodologies	30
4.1.2	Flow of LISA-Based Fault Injection	33
4.1.3	Timing Fault Injection	37
4.1.4	Experimental Results	39
4.1.5	Summary	43
4.2	System-Level Fault Injection	44
4.2.1	Fault Injection for System Modules	44
4.2.2	Experimental Results	46
4.2.3	Summary	48
4.3	Statistical Fault Injection for Impact Evaluation of Application Performances	48
4.3.1	Setup and Case Study	49
4.3.2	Modeling of Timing Errors	51
4.3.3	Experiments of Statistical FI	55
4.3.4	Summary	61
4.4	High-Level Processor Power/Thermal/Delay Joint Modeling Framework	61
4.4.1	High-Level Power Modeling and Estimation	62
4.4.2	LISA-Based Thermal Modeling	68
4.4.3	Thermal-Aware Delay Simulation	74
4.4.4	Automation Flow and Overhead Analysis	78
4.4.5	Summary	80
5	Architectural Reliability Estimation	81
5.1	Analytical Reliability Estimation Technique	81
5.1.1	Operation Reliability Model	83
5.1.2	Instruction Error Rate	84
5.1.3	Application Error Rate	85
5.1.4	Analytical Reliability Estimation for RISC Processor	86
5.1.5	Summary	88
5.2	Probabilistic Error Masking Matrix	89
5.2.1	Logic Masking in Digital Circuits	90
5.2.2	PeMM for Processor Building Blocks	92
5.2.3	PeMM Characterization	94
5.2.4	Approximate Error Prediction Framework	97
5.2.5	Results in Error Prediction	98
5.2.6	Summary	104
5.3	Reliability Estimation Using Design Diversity	104
5.3.1	Design Diversity	105
5.3.2	Graph-Based Diversity Analysis	107
5.3.3	Results in Diversity Estimation	113
5.3.4	Summary	117

6 Architectural Reliability Exploration	119
6.1 Opportunistic Redundancy	119
6.1.1 Opportunistic Protection	120
6.1.2 Implementation	122
6.1.3 Experimental Results	127
6.1.4 Summary	130
6.2 Asymmetric Reliability	130
6.2.1 Asymmetric Reliability	131
6.2.2 Exploration of Asymmetric Reliability	134
6.2.3 Summary	142
6.3 Statistical Error Confinement	142
6.3.1 Proposed Error Confinement Method	143
6.3.2 Realizing the Proposed Error Confinement in an RISC Processor	143
6.3.3 Case Study and Statistical Analysis	145
6.3.4 Results	147
6.3.5 Summary	152
7 System-Level Reliability Exploration	155
7.1 System-Level Reliability Exploration Framework	155
7.1.1 Platform and Task Manager Firmware	156
7.1.2 Core Reliability Aware Task Mapping	160
7.1.3 Experimental Results	161
7.1.4 Summary	163
7.2 Reliable System-Level Design Using Node Fault Tolerance	165
7.2.1 Node Fault Tolerance in Graph	166
7.2.2 Construct NFT for Generic Graph	167
7.2.3 Verify NFT Graphs Using Task Mapping	169
7.2.4 Experiments for Node Fault Tolerance	172
7.2.5 Summary	176
8 Conclusion and Outlook	177
8.1 Conclusion	177
8.2 Outlook	178
Curriculum Vitae	181
Glossary	183
Bibliography	187

High-level Estimation and Exploration of Reliability for
Multi-Processor System-on-Chip

Wang, Z.; Chattopadhyay, A.

2018, XX, 197 p. 104 illus., 72 illus. in color., Hardcover

ISBN: 978-981-10-1072-9