

Contents

1	Introduction of Synopsys Sentaurus TCAD Simulation	1
1.1	Introduction	1
1.2	Introduction of Moore's Law and FinFET	2
1.3	Sentaurus Window Environment and Workbench for TCAD Task Management	5
1.4	Synopsys Sentaurus TCAD Software and Working Environment	8
1.5	Simulation Project View on Sentaurus Workbench (SWB)	14
1.6	Sentaurus Visual	14
1.7	Calibration and Services	16
	References	17
2	2D MOSFET Simulation	19
2.1	Complementary MOS (CMOS) Technology	19
2.2	[Example 2.1] 2D n-Type MOSFET with I_d - V_g Characteristics Simulation	23
2.3	[Example 2.2] 2D n-Type MOSFET with I_d - V_d Characteristics Simulation	51
2.4	[Example 2.3] 2D p-Type MOSFET with I_d - V_g Characteristics Simulation	60
2.5	[Example 2.4] 2D p-Type MOSFET with I_d - V_g Characteristics Simulation	69
2.6	[Example 2.5] 2D n-Type MOSFET with LDD (Lightly Doped Drain) Simulation	79
2.7	Summary	90
	References	90
3	3D FinFET with $L_g = 15$ nm and $L_g = 10$ nm Simulation	91
3.1	Introduction of FinFET	91
3.2	Design Considerations of Threshold Voltage (V_{th}), Leakage Current (I_{off}), and Power Consumption (Power)	95

3.3	Design Considerations of High- k Dielectric Materials and Metal Gate	98
3.4	Design Consideration of Device Gate and TCAD Design Guideline	101
3.5	FinFET 3D Simulation	104
3.5.1	Establishment of FinFET Structure	104
3.5.2	Physical Property Analysis	105
	References.	183
4	Inverter and SRAM of FinFET with $L_g = 15$ nm Simulation	185
4.1	Voltage Transfer Curve of Inverter.	185
4.2	Speed of CMOS Inverter—Importance of I_{on}	187
4.3	CMOS I_d – V_g Matching Diagram for High-Performance Transistors	188
4.4	[Example 4.1] Inverter of 3D FinFET with $L_g = 15$ nm.	189
4.5	TCAD Simulation of Static Random-Access Memory (SRAM)	195
4.6	SRAM Operation	196
4.7	[Example 4.2] Simulation of SRAM of 3D FinFET with $L_g = 15$ nm.	200
	References.	210
5	Gate-All-Around (GAA) NWFET with $L_g = 10$ nm Simulation	211
5.1	Introduction of Gate-All-Around Nanowire FET (GAA NWFET)	211
5.2	[Example 5.1] 3D IM n-Type GAA NWFET.	214
5.3	[Example 5.2] 3D IM p-Type GAA NWFET.	222
5.4	[Example 5.3] 3D Cylindrical IM n-Type GAA NWFET.	227
	References.	236
6	Junctionless FET with $L_g = 10$ nm Simulation	237
6.1	Foreword	237
6.2	Short-Channel Effect (SCE) of CMOS Device	238
6.3	JL—FET Operating Mechanism.	239
6.4	[Example 6.1] n-Type JL—FET with $L_g = 10$ nm	242
6.5	[Example 6.2] p-Type JL—FET with $L_g = 10$ nm	245
	References.	255
7	Steep Slope Tunnel FET Simulation	257
7.1	Problems Facing Conventional MOSFET.	257
7.2	Operating Mechanism of Tunnel FET (TFET)	258
7.3	Example 7.1 (Design and Simulation of 3D n-Type TFET)	261
7.4	Example 7.2 (3D n-Type TFET of Different Drain Doping Concentrations).	268

7.5	Example 7.3 (3D n-Type TFET with Asymmetrical Gate)	272
7.5.1	Descriptions of Motivation and Principle	272
7.6	Summary of This Chapter.	278
	References.	278
8	Extremely Scaled Si and Ge to $L_g = 3$-nm FinFETs and $L_g = 1$-nm Ultra-Thin Body Junctionless FET Simulation	279
8.1	Foreword	279
8.1.1	Challenges of Sub-10-nm Technology Node.	280
8.1.2	Material Selection for Sub-10-nm Technology Node	280
8.2	Design Guideline of Sub-20-nm to 9-nm Gate Length Si FinFET of Wine-Bottle Channel	281
8.2.1	Device Structure and Sub-20-nm FinFET Experimental Data	281
8.2.2	Simulation Results and Discussion	281
8.3	Study of Silicon $L_g = 3$ -nm Bulk IM, AC, and JL FinFET	283
8.4	Study of Germanium $L_g = 3$ -nm Bulk FinFET.	291
8.5	Study of Silicon and Germanium UTB-JL—FET with Ultra-Short Gate Length = 1 and 3 nm.	297
	References.	302
	Appendix: Synopsys Sentaurus TCAD 2014 Version Software Installation and Environmental Settings	305

3D TCAD Simulation for CMOS Nanoelectronic Devices

Wu, Y.-C.; Jhan, Y.-R.

2018, XIII, 330 p. 243 illus., 240 illus. in color.,

Hardcover

ISBN: 978-981-10-3065-9