

Contents

The Effect of Functionalized MWCNT on Mechanical and Electrical Properties of PMMA Nanocomposites	1
Amrit Mallick, Punyapriya Mishra and Sarat Kumar Swain	
Performance Analysis of Dual Metal Double Gate Tunnel-FETs for Ultralow Power Applications	11
D. Gracia and D. Nirmal	
Films of Reduced Graphene Oxide-Based Metal Oxide Nanoparticles	19
Neena S. John, K. Bramhaiah, Indu Pandey and C. Kavitha	
Size Optimization of InAs/GaAs Quantum Dots for Longer Storage Memory Applications	29
V. Damodaran and Kaustab Ghosh	
Design and Analysis of a CMOS 180-nm Fractional-N Frequency Synthesizer	37
P. Parvathy and N. Saraswathi	
Memristor-Based Approximate Adders for Error Resilient Applications	51
S. Muthulakshmi, Chandra Sekhar Dash and S. R. S. Prabakaran	
Integrated MEMS Capacitive Pressure Sensor with On-Chip CDC for a Wide Operating Temperature Range	61
Y. G. S. S. Sai Charan and Ananiah Durai Sundararajan	
A High SNDR and Wider Signal Bandwidth CT $\Sigma\Delta$ Modulator with a Single Loop Nonlinear Feedback Compensation	81
Simhadri Chandra Sekhar and Ananiah Durai Sundararajan	
Design of Current-Mode CNTFET Transceiver for Bundled Carbon Nanotube Interconnect	91
P. Murugeswari, A. P. Kabilan and V. E. Jayanthi	

Weak Cell Detection Techniques for Memristor-Based Memories	101
V. Ravi and S. R. S. Prabaharan	
Enhancement of Transconductance Using Multi-Recycle Folded Cascode Amplifier	111
Mayur T. Kalkote and S. Ananiah Durai	
Nondestructive Read Circuit for Memristor-Based Memories	123
Marreddy Guru Sai Prasad Reddy and V. Ravi	
A Built-in Self-Repair Architecture for Random Access Memories	133
Sanjay Patnaik and V. Ravi	
A Current-Mode DC–DC Boost Converter with Fast Transient and On-Chip Current-Sensing Technique	147
S. Sudheer Sagar and P. Reena Monica	
A Modified GDI-Based Low-Power and High Read Stability 8-T SRAM Memory with CNTFET Technology	165
Apoorva Amdapurkar, Dinesh Wani, Pooja Shinde and P. Reena Monica	
High Performance Trench Gate Power MOSFET of Indium Phosphide	175
Geeta Tahalyani, Raghvendra Sahai Saxena and T. Vigneswaran	
Memristor Equipped Error Detection Technique	183
Anindita Nayak, Satyajeet Sahoo and S. R. S. Prabaharan	
28 nm FD-SOI SRAM Design Using Read Stable Bit Cell Architecture	193
A. Lourts Deepak, Mrinal Gandotra, Shailja Yadav, Himani Gandhi and S. Umadevi	
Design and Verification of Memory Controller with Host Wishbone Interface	207
Dinesh Katuri and S. Umadevi	
8-Bit Asynchronous Wave-Pipelined Arithmetic Logic Unit	233
Polani Rahul, Korada Prudhvi Raj and S. Umadevi	
Author Index	245

Nanoelectronic Materials and Devices

Select Proceedings of ICNETS2, Volume III

Labbé, C.; Chakrabarti, S.; Raina, G.; Bindu, B. (Eds.)

2018, XII, 246 p. 197 illus., 73 illus. in color., Hardcover

ISBN: 978-981-10-7190-4