

# Contents

<b>Front-End CMOS Circuit for Low Power Consumption . . . . .</b>	<b>1</b>
K. Dinesh Kumar and K. Ferents Koni Jiavana	
<b>A Preliminary Study of Oscillators, Phase and Frequency Detector, and Charge Pump for Phase-Locked Loop (PLL) Applications . . . . .</b>	<b>9</b>
R. Prithiviraj and J. Selvakumar	
<b>All-Digital RF Transmitter with Highly Power-Efficient Doherty Power Amplifier . . . . .</b>	<b>19</b>
Deepa Pradeep and B. Ananda Venkatesan	
<b>Adiabatic Techniques for Energy-Efficient Barrel Shifter Design . . . . .</b>	<b>27</b>
K. Anantharaman and A. V. M. Manikandan	
<b>A 79 GHz CMOS LNA with Adaptive Biasing . . . . .</b>	<b>37</b>
D. Rubeena and J. Manjula	
<b>X-band Phased-Array Transmitter in 180-nm SiGe BiCMOS Technology with Stacked Power Amplifier . . . . .</b>	<b>49</b>
Sijo Thomas and T. Saminathan	
<b>Short-Range Low Data Rate Pulsed UWB Transmitter . . . . .</b>	<b>59</b>
G. Sarathy and S. Praveen Kumar	
<b>A New High-Speed Multiplier Based on Carry-Look-Ahead Adder and Compressor . . . . .</b>	<b>69</b>
B. Jeevan and K. Sivani	
<b>Real-Time Automatic Peaks and Onsets Detection of Photoplethysmographic Signals . . . . .</b>	<b>79</b>
P. Madhan Mohan, V. Nagarajan and J. C. Vignesh	
<b>Design of Low-Power CMOS Four-Quadrant Analog Multiplier in Nanometer Scaling . . . . .</b>	<b>91</b>
N. Sharath and S. Suhasini	

<b>Designing 5T Embedded DRAM Cell for Ultra-Low-Power Low-Voltage Applications Based on Schmitt Trigger . . . . .</b>	<b>99</b>
V. Snigdha Chandrika and M. Maria Dominic Savio	
<b>Design and Implementation of Multi-bit Self-checking Carry Select Adder . . . . .</b>	<b>109</b>
Shivkumar Kavitkar and A. Anita Angeline	
<b>A Novel Adiabatic Logic for Low Power VLSI Circuit Design and Power Optimization Using FinFET . . . . .</b>	<b>117</b>
B. P. Bhuvana and V. S. Kanchana Bhaaskaran	
<b>Test Signal Generation for Detecting Faults on Mil-Std 1553 Bus . . . . .</b>	<b>127</b>
Sowmya Madhavan and S. Sandya	
<b>Design of Ultra-Low-Voltage Energy Efficient Hybrid Full Adder Circuit . . . . .</b>	<b>135</b>
M. Mahaboob Basha, K. Venkata Ramanaiah and P. Ramana Reddy	
<b>A Novel MTCMOS-Based On-Chip Soft-Start Circuit for Low Leakage LED Driver with Minimum In-Rush Current . . . . .</b>	<b>141</b>
P. Magesh Kannan and G. Nagarajan	
<b>Implementation of Dual Hysteresis Mode Flip-Flop Multivibrator Using Differential Voltage Current Conveyor . . . . .</b>	<b>151</b>
Amit Bhattacharyya	
<b>High Performance Domino Logic Circuit Design by Contention Reduction . . . . .</b>	<b>161</b>
A. Anita Angeline and V. S. Kanchana Bhaaskaran	
<b>Differential Power Analysis (DPA) Resistant Cryptographic S-Box . . . . .</b>	<b>169</b>
A. Prathiba, K. M. Madhu and V. S. Kanchana Bhaaskaran	
<b>Implementation of Radix-2 Butterfly Using Distributed Arithmetic Algorithm (DAA) . . . . .</b>	<b>179</b>
Ketan Tarkas, Chetan Sharma, Oshin Mehta and P. Augusta Sophy Beulet	
<b>An Area Efficient Design of Warped Filters . . . . .</b>	<b>189</b>
Kruttika Golwelker, Ritu Kumari and T. Vigneswaran	
<b>Design of Arithmetic and Logic Unit (ALU) Using Subthreshold Adiabatic Logic for Low-Power Application . . . . .</b>	<b>201</b>
Anagh Deshpande and T. Vigneswaran	
<b>Design of Sample and Hold for High-Speed Analog to Digital Converter . . . . .</b>	<b>211</b>
D. Patel Konarkkumar and P. Augusta Sophy Beulet	
<b>FPGA-Masked S-Box Implementation for AES Engine . . . . .</b>	<b>223</b>
Maneesha Jayakumar	

**Pipelined and Parallel Architecture of Reversible Watermarking for Greyscale Images . . . . . 235**  
M. Murali, A. Ravi Sankar and S. M. Sakthivel

**Design and Verification of AMBA AXI3 Protocol . . . . . 247**  
Shweta Sharma and S. M. Sakthivel

**Design of Multi-stage CMOS OTA for Low-Power and High Driving Capability . . . . . 261**  
Rama Krishna Murthy Paturi and P. Manikandan

**Author Index. . . . . 269**

VLSI Design: Circuits, Systems and Applications

Select Proceedings of ICNETS2, Volume V

Li, J.; Sankar, A.R.; Beulet, P.A.S. (Eds.)

2018, XIV, 270 p. 229 illus., 114 illus. in color.,

Hardcover

ISBN: 978-981-10-7250-5