vcs *.v *.sva -sverilog -PP -l compile.log -assert enable_diag

