vcs *.v *.sva -sverilog -assert enable_diag -PP \
-l compile.log 

