Simple Digital Divider | |||||
Model Name |
|
||||
Description |
signal is divided by the model DIVIDER(SIMPLE) using N=5. In an intervall of 10 ms there occur 5 pulses of CLK and one pulse of the dividers output OUTP. The simulation should run until 50 ms. |
||||
Dependencies |
|
||||
Source | See source code | ||||
Results | See results |