DIVIDER architecture SIMPLE
Model Name
DIVIDER(SIMPLE)
Description
N input pulses of signal INP cause one pulse of signal OUTP.
The entity DIVIDER is declared in the file divider_ent.vhd.
The architecture is a secondary design unit. It has to be
analyzed after the analysis of the entity declaration.
Source
See source code